Sign up to access all features of our service.
  • Job search
  • Favorites
  • Create a CV
    New
  • Salaries
  • Subscriptions

SoC Design Verification Engineer

$105.65k - $149.15k

Intel

SoC Design Verification Engineer

As a SoC Design Verification Engineer, you will be responsible for ensuring the functionality and reliability of Intel's cutting-edge server SoCs. You will perform functional logic verification and emulation validation to confirm designs meet specifications, uncover potential issues, and implement corrective measures. Through your technical contributions, you will play a vital role in advancing the development of next-generation Xeon server products, driving innovation and excellence in Intel's technology offerings.

You will join Intel's Data Center Group (DCG), which is dedicated to delivering leading-edge technologies and solutions for data centers that power the world's digital infrastructure. The team focuses on validating advanced Xeon server SoCs and IPs, providing innovative solutions that enhance performance, scalability, and efficiency. The group's mission aligns with Intel's broader vision of creating world-changing technology that enriches lives globally.

Key Responsibilities

  • Perform functional verification and emulation validation of integrated SoCs to ensure designs meet specifications.
  • Develop scalable and reusable block, subsystem, and SoC verification plans, test benches, and environments.
  • Execute verification plans, analyze system simulation models, and debug power and performance issues.
  • Root-cause failure issues and implement corrective measures in the pre-silicon environment.
  • Collaborate with architects, RTL developers, post-silicon teams, and physical design experts to enhance verification.
  • Document test plans and drive technical reviews with design and architecture teams.
  • Conduct regression and debug tests to integrate security activities and ensure comprehensive coverage.
  • Maintain and improve verification infrastructure and methodology, absorbing learnings from post-silicon validations.

This is an entry level position. You must possess the below minimum qualifications to be initially considered for this position. Preferred qualifications are in addition to the minimum qualifications and are considered a plus factor in identifying top candidates.

Requirements listed would be obtained through a combination of industry relevant job experience, internship experiences and or schoolwork/classes/research.

Minimum Qualifications

  • Master's degree in Electrical Engineering, Computer Science or Computer Engineering
  • +6 months of experience in Silicon Design and/or Validation/Verification methodologies and tools.

Preferred Qualifications

  • Experience in design verification for complex IPs and SoCs.
  • Knowledge of UVM/SystemVerilog constrained-random coverage-based design verification methodologies.
  • Familiarity with the complete verification lifecycle, including test plan creation, bug debugging, and coverage closure.
  • Skills in developing validation test suites and driving continuous improvement into existing methodologies.
  • Understanding of cache coherency principles in multiprocessor SoCs and layered protocols.
  • Proficiency in scripting languages for automation purposes.
  • Strong debugging skills and ability to independently resolve technical issues.
  • Experience with Xeon CPU pre-silicon, emulation validation, or post-silicon validation.

Join us to innovate, learn, and make a meaningful impact in Intel's transformative journey to create world-changing technology.

College Grad

Shift 1 (United States of America)

Primary Location: US, Colorado, Fort Collins

Additional Locations: US, California, Folsom, US, Oregon, Hillsboro

All qualified applicants will receive consideration for employment without regard to race, color, religion, religious creed, sex, national origin, ancestry, age, physical or mental disability, medical condition, genetic information, military and veteran status, marital status, pregnancy, gender, gender expression, gender identity, sexual orientation, or any other characteristic protected by local law, regulation, or ordinance.

We offer a total compensation package that ranks among the best in the industry. It consists of competitive pay, stock bonuses, and benefit programs which include health, retirement, and vacation. Find out more about the benefits of working at Intel.

Annual Salary Range for jobs which could be performed in the US: $105,650.00-149,150.00 USDThe range displayed on this job posting reflects the minimum and maximum target compensation for the position across all US locations. Within the range, individual pay is determined by work location and additional factors, including job-related skills, experience, and relevant education or training. Your recruiter can share more about the specific compensation range for your preferred location during the hiring process.

This role will require an on-site presence. * Job posting details (such as work model, location or time type) are subject to change.The application window for this job posting is expected to end by 11/05/2026

Vacancy posted 4 days ago
Similar jobs that could be interesting for youBased on the SoC Design Verification Engineer in Sacramento, CA vacancy
  • $95k

    HCLTech is looking for a highly talented and self-motivated Design Verification Engineer - IP to join it in advancing the technological world...  ...debugging as required. Collaborate closely with RTL design and SoC teams to deliver high‑quality, reusable verification environments... 
    Suggested
    Full time
    Local area
    Remote work

    HCL Technologies Limited

    Sacramento, CA
    11 hours ago
  • $136k - $218.5k

    NVIDIA is seeking an exceptional Senior SoC ASIC Verification Engineer to confirm the functionality of the world’s most powerful AI-enabled SoCs....  ...next‑generation SoCs. Collaborate with architects, RTL designers, FPGA, and emulation engineers to ensure verification requirements... 
    Suggested
    Worldwide

    NVIDIA Corporation

    Sacramento, CA
    1 day ago
  • TeraWave is seeking a Senior Verification Engineer for its ASIC & Networking team, contributing to a first-in-house silicon program including modem...  ...while collaborating across IP, subsystem, and full SoC levels. Background in wireless or DSP verification is welcome... 
    Suggested
    Remote job

    ApTask

    Sacramento, CA
    11 hours ago
  • Intellectual Capital Resources Ltd seeks a Design Verification Engineer on a contract basis in Palo Alto, CA, with remote consideration. The role involves owning verification for SoC blocks and subsystems from testbench architecture to coverage closure and signoff, across... 
    Suggested
    Remote job
    Contract work

    Intellectual Capital Resources Ltd

    Sacramento, CA
    11 hours ago
  • $141.91k - $200.34k

    Job Details:Job Description: Job DescriptionIntel is seeking a Design Verification Engineer for the Silicon Chassis team. In this role, you will contribute to verification of next-generation interconnect and chassis IPs that scale across multiple product families. You... 
    Suggested
    Full time
    Local area
    Immediate start
    Shift work

    Intel

    Sacramento, CA
    4 days ago
  •  ...embedded, software, and mechanical engineering talent. Businesses and...  ..., architects, coders, and designers who engineer digital transformation...  ...a highly skilled Design Verification Engineer to join our growing...  ...from IP Block-level to SoC/Full Chip Verification . This... 
    Contract work
    Remote work

    Triple Crown

    Sacramento, CA
    11 hours ago
  • $121.28k - $194.1k

     ...Description This role is responsible for pre-silicon verification of advanced 3D NAND designs, including UVM-based verification, functional coverage...  ..., or bachelor’s degree with 5+ years, in Electrical Engineering, Computer Engineering, Computer Science, or a related... 
    Temporary work
    Flexible hours
    3 days per week

    Solidigm

    Rancho Cordova, CA
    1 day ago
  •  ...AMD Verification Engineer Advance your career. Advance the world. At AMD, we believe technology can change lives for the better. It can...  ...high-performance computing, cloud, and AI. Whether you're designing next-gen processors, enabling AI breakthroughs, or creating... 

    Advanced Micro Devices , Inc.

    Sacramento, CA
    23 hours ago
  •  ...tomorrow across every market segment of chip design, including artificial intelligence,...  ...SiFive is looking for a Staff Design Verification Engineer to drive formal verification of high-performance...  ...experience in ASIC, CPU/core, or SoC design verification, with strong hands-... 
    Immediate start

    SiFive, Inc.

    Sacramento, CA
    11 hours ago
  • $129.2k - $209k

     ...problem‑solving, stronger relationships, and the kind of precision that drives great outcomes. Job Summary Your Career As a Design Verification engineer on the ASIC team, you will ensure that the ASICs in our groundbreaking next‑generation firewall products meet or exceed... 
    Full time
    Casual work
    Work at office

    Jobs Paloaltonetworks

    Sacramento, CA
    4 hours ago
  • We are seeking a Principal Design Verification Engineer to provide technical leadership for verification of next-generation semiconductor memory interface products, including data buffer silicon. This role will drive verification strategy and execution for complex digital... 

    Renesas Electronics Corp.

    Sacramento, CA
    12 hours ago
  • Palo Alto Networks is seeking an experienced ASIC Design Lead to own frontend design from specification to silicon bring-up for next-generation firewall platforms. You will work with verification and physical-design teams to hit aggressive performance, power, and schedule... 

    Jobs Paloaltonetworks

    Sacramento, CA
    2 days ago
  •  ...converted to FTE Job Description As a Senior Verification Engineer on the ASIC & Networking team, you...  ...The work spans IP, subsystem, and full SoC verification, including CPU subsystems,...  ...test plan through sign-off. Translate design specifications into verification strategies... 
    Remote work
    Relocation
    Night shift

    ApTask

    Sacramento, CA
    5 hours ago
  • Summary Apple is seeking an optical engineer with a passion for translating next-generation display technologies to reality. You will bridge design, testing, and manufacturing by validating that our optical simulation models accurately predict real-world performance. Description... 

    Apple Inc.

    Sacramento, CA
    11 hours ago
  • Sapien Engineering is seeking a Senior Physical Design Engineer to join a leading global semiconductor company on a permanent basis. The role is full-time and based on-site in California, with locations in San Jose, San Diego, or Irvine. The candidate will contribute to... 
    Permanent employment
    Full time

    Sapien Engineering

    Sacramento, CA
    11 hours ago
  • $136k - $218.5k

     ...Clocks Team is looking for an excellent Senior ASIC Verification engineer with extensive experience in Design Verification. The NVIDIA Clocks Team is committed to...  ...quality clocking and reset logic to various units in SOC and GPU ASIC. The complexity of the clocks and... 
    Work experience placement

    NVIDIA Corporation

    Sacramento, CA
    11 hours ago
  • HCLTech is seeking a highly talented Design Verification Engineer - IP to advance innovation through IP verification and reusable verification environments...  ...and constrained-random tests, and collaborate with RTL and SoC teams to deliver high-quality collateral and sign-off... 
    Remote job

    HCL Technologies Limited

    Sacramento, CA
    11 hours ago
  • $130k - $190k

    Sapien Engineering are looking for a Senior Physical Design Engineer to join a leading global semiconductor company on...  ...floorplanning highly preferred Physical verification + EM/IR analysis TCL and/or PERL...  ...record delivering complex ASIC/SoC designs through tape-out Bachelor... 
    Permanent employment
    Full time

    Sapien Engineering

    Sacramento, CA
    11 hours ago
  • $110k - $160k

     ...highly motivated and skilled Physical Design Engineer with at least 3 years of industrial experience...  ...netlist-to-GDS, including: Block and SoC-level floorplanning, power grid...  ...targets. Perform rigorous design signoff verification, encompassing: RC extraction, Static Timing... 
    Internship

    TSMC - Taiwan Semiconductor Manufacturing Company Limited

    Sacramento, CA
    11 hours ago
  • $28 per hour

    Apple in Sacramento, CA is seeking a Timing Design Engineer on a part-time basis. The role focuses on block-level static timing analysis, clock networks, and timing closure for high-performance SOCs. Strong Verilog and STA experience are required.You will collaborate with... 
    Part time

    Apple

    Sacramento, CA
    2 days ago
  • $108k - $167.5k

    Overview of Role As a Senior Physical Design Engineer, you will be responsible for the physical...  .... Netlist-to-GDS flow including block/soc-level placement, clock tree synthesis,...  ...(STA), layout design, physical design verification (PDV), IREM signoff, and CAD development... 
    Internship
    Work at office
    Flexible hours

    TSMC - Taiwan Semiconductor Manufacturing Company Limited

    Sacramento, CA
    11 hours ago
  • $136k - $212.75k

    NVIDIA's GPUs and SOCs are the world leaders in power, performance, and efficiency....  ...now seeking a hard-working Senior Mask Design Engineer who is committed to making a difference...  ...floorplan and perform custom layout and verification against design rules and netlists.... 

    NVIDIA Corporation

    Sacramento, CA
    11 hours ago
  • $168k - $264.5k

     ...a lasting impact on the world. We are looking for a physical design engineer to be a part of NVIDIA’s physical design (PD) methodology team...  ...methodologies for implementation of GPU, CPU, Network processors and SOC, with emphasis on PPA (Power, Performance, Area) and runtime... 

    NVIDIA Corporation

    Sacramento, CA
    3 days ago
  • $125k - $291k

     ...Description The Brain Interfaces SoC Department delivers chip architecture...  ...crafted a team of exceptional engineers whose mission is to push the...  ...for analog and mixed-signal chip design, from circuit design to layout and verification. Other responsibilities include:... 
    Full time
    Temporary work
    Flexible hours

    Neuralink

    Sacramento, CA
    1 day ago
  •  ...ASAP Why Hiring: Need to enhance FPGA verification capabilities; Support rapid avionics development...  ...environments for AMD (Xilinx) FPGA/SoC designs in flight-critical avionics. Tech /...  ...’s degree in Electrical or Computer Engineering. Experience with DO-254 and avionics... 
    Full time
    Contract work
    Immediate start
    Remote work

    Game 7 Staffing

    Sacramento, CA
    11 hours ago
  • Game 7 Staffing is seeking a verification engineer to architect UVM environments for AMD Xilinx FPGA/SoC designs used in flight-critical avionics. You will develop test plans, write SystemVerilog assertions, and build coverage with constrained-random sequences while collaborating... 
    Remote job

    Game 7 Staffing

    Sacramento, CA
    11 hours ago
  • $70.3k - $115k

     ...Job Type Full-time Description With limited supervision, the Senior Industrial Design Engineer is responsible for the industrial design of tools and machinery for pipe and tube machining applications. The successful candidate will be self-motivated and have... 
    Full time

    Tri Tool Inc

    Rancho Cordova, CA
    4 hours ago
  • $132.29k - $161.69k

    Tracking Code3705Job DescriptionPosition Summary Watch your engineering designs come to life! As a Senior Design Engineer at Southland Industries, you'll experience the excitement of working on design-build and design-assist projects in healthcare, education, biotech, mission... 
    Work at office
    Immediate start
    Flexible hours

    Southland Industries

    Sacramento, CA
    23 hours ago
  •  ..., air and water quality environmental monitoring, electronics design and development, oceanographic research, deepwater oil and gas...  ...experienced RF leader ready to drive design excellence and mentor engineering teams, this role is for you.What you’ll doLead and manage RF... 
    Minimum wage
    Full time
    Work experience placement
    Work at office
    Local area
    Worldwide
    Flexible hours

    Teledyne AnaFocus

    Rancho Cordova, CA
    4 days ago
  • $130k - $180k

     ...access to food, medicine and essential goods anytime, anywhere. We design, build, and operate the world’s largest autonomous logistics...  ...validation. As an Electromechanical Test Equipment Design Engineer, you will own the design and development of the test systems that... 
    Local area

    Zipline

    Sacramento, CA
    11 hours ago

Do you want to receive more vacancies?

Subscribe and receive similar vacancies to SoC Design Verification Engineer. Be the first to apply!