Sign up to access all features of our service.
  • Job search
  • Favorites
  • Create a CV
    New
  • Salaries
  • Subscriptions

Founding Member, Design Verification for AI-Driven ASICs

Architect Labs

Architect Labs in Palo Alto seeks a Founding Member of the Technical Staff for Design Verification to own verification strategy for AI-driven designs taping out on leading foundries. You will work at the intersection of rigorous hardware verification and AI-driven design automation. Collaborate with architecture, design, and AI/ML teams to define DV flows, build checkers, monitors, and cross-IP validation. Deep expertise in SystemVerilog, UVM, C/C++, and tapeout experience at frontier AI chip #J-18808-Ljbffr Architect Labs

Vacancy posted 2 days ago
Similar jobs that could be interesting for youBased on the Founding Member, Design Verification for AI-Driven ASICs in Palo Alto, CA vacancy
  •  ...Architect is a frontier AI lab for chip design. We build AI...  ...on-demand custom ASICs at scale. Our...  ...with Silicon with a founding team from...  ...Do As a Founding Member of the Technical...  ...Staff on the Design Verification team at Architect...  ...verification and AI-driven design automation... 
    Suggested
    Night shift

    Kindredventures

    Palo Alto, CA
    4 days ago
  • Kindredventures in Palo Alto is looking for a Founding Member of the Technical Staff for the Design Verification team. This role involves owning...  ...verification strategy behind AI-generated designs and working at...  ...of hardware verification and AI-driven design automation. The ideal... 
    Suggested

    Kindredventures

    Palo Alto, CA
    1 day ago
  • $145k - $234.5k

    Senior ASIC Design Verification Engineer (Hardware) Senior ASIC Design...  ...unique ideas of every member of our team...  ...sophisticated coverage-driven, constrained-random methodologies...  ...benefits may be found here. Our Commitment...  ...started with the help of AI. #J-18808-Ljbffr Palo... 
    Suggested
    Full time
    Casual work
    Work at office

    Palo Alto Networks

    Santa Clara, CA
    4 days ago
  •  ...Architect is a frontier AI lab for chip design. We build AI...  ...on-demand custom ASICs at scale. Our...  ...with Silicon with a founding team from...  ...Do As a Founding Member of the Technical...  ...you'll own the AI-driven microarchitecture...  ...documentation for verification closure. Close collaboration... 
    Suggested

    Architect

    Palo Alto, CA
    4 days ago
  • Kindredventures in Palo Alto is looking for a Founding Member of the Technical Staff to lead AI model training for chip design. You will work on cutting-edge Reinforcement...  ...salary and equity, focusing on impactful AI-driven chip design challenges. #J-18808-Ljbffr Kindredventures
    Suggested

    Kindredventures

    Palo Alto, CA
    1 day ago
  • Kindredventures in Palo Alto seeks a Founding Member of the Technical Staff for the RTL Design team. Your role will encompass AI-driven RTL design of critical SoC blocks and engage in challenges at the intersection of AI and silicon design. The position requires significant... 

    Kindredventures

    Palo Alto, CA
    1 day ago
  • $237k - $296k

     ...seeking a high-caliber Sr. Staff Design Verification Engineer to join our ADAS and...  ...performance verification of AI accelerator architectures:...  ...SystemVerilog/UVM for Coverage-Driven Verification (CDV) to reach...  ...years of industry experience in ASIC design verification.... 
    Full time
    Contract work
    Temporary work
    Part time
    Local area
    Shift work
    Night shift

    Rivian

    Palo Alto, CA
    3 days ago
  •  ...Architect is a frontier AI lab for chip design. We build AI...  ...on-demand custom ASICs at scale. Our...  ...with Silicon with a founding team from...  ...Do As a Founding Member of the Technical...  ...for chip design, verification and exploration tasks...  ...Cutting‑edge AI‑driven chip design challenges... 

    Architect Labs

    Palo Alto, CA
    4 days ago
  •  ...Architect is a frontier AI lab for chip design. We build AI...  ...on-demand custom ASICs at scale. Our...  ...with Silicon with a founding team from...  ...Do As a Founding Member of the Technical...  ...design or Design Verification engineer, with a...  ...Cutting‑edge AI‑driven chip design challenges... 

    Architect Labs

    Palo Alto, CA
    5 days ago
  • Architect is seeking a Founding Member of the Technical Staff to enhance AI models for chip design tasks. You will be responsible for developing Reinforcement Learning environments and improving model capabilities through rigorous engineering practices. The ideal candidate... 

    Architect, Inc.

    Palo Alto, CA
    4 days ago
  • Architect Labs in Palo Alto is looking for a Founding Member of the Technical Staff to push the boundaries of AI models for chip design. In this role, you will co-design Reinforcement Learning systems and work on industry-grade chips at renowned foundries like TSMC. Ideal... 

    Architect Labs

    Palo Alto, CA
    1 day ago
  • Artificial intelligence (AI) is transforming...  ...in the design of industry‑leading...  ...high‑performance AI‑driven solutions for many...  ...many talented team members working remotely....  ...member of Tensordyne’s ASIC team, you will...  ...all phases of ASIC verification and will be responsible... 
    Work at office
    Remote work
    Flexible hours

    Tensordyne

    Sunnyvale, CA
    4 days ago
  • $138k - $198k

     ...you’ll work to shape the future of AI/ML hardware acceleration. You will...  ...millions worldwide, and leverage your design and verification expertise to verify complex digital...  ...and its integration within AI/ML‑driven systems. As an ASIC Design Verification Engineer, you will... 
    Full time
    Worldwide

    Google

    Sunnyvale, CA
    4 days ago
  •  ...Architect is a frontier AI lab for chip design. We build AI models...  ...for on-demand custom ASICs at scale. Our goal is...  ...with Silicon with a founding team from Anthropic,...  ...What You’ll Do As a Member of the Technical Staff...  ...IR optimization, AI-driven code generation, instruction... 

    Kindredventures

    Palo Alto, CA
    1 day ago
  •  ...Architect is a frontier AI lab for chip design. We build AI models...  ...for on-demand custom ASICs at scale. Our goal is...  ...with Silicon with a founding team from Anthropic,...  .... What You’ll Do As Member of the Technical Staff...  ...platform that powers AI‑driven chip design. You’ll... 

    Architect

    Palo Alto, CA
    4 days ago
  •  ...Architect Architect is an AI lab for the...  ...with chip design. We build AI systems...  ...on-demand custom ASICs at scale. Our goal...  ...with Silicon with a founding team from Anthropic...  ...Do As a Founding Member of the Technical Staff...  ...Co-design with our verification methodology and ML... 

    Architect Labs

    Palo Alto, CA
    2 days ago
  • $138k - $198k

     ...Experience creating and using verification components and environments in...  ...with hardware architects and design engineers for functional and performance...  ...to solve the problem. As an ASIC Design Verification Engineer,...  ...combines the best of Google AI, Software, and Hardware to... 
    Full time
    Worldwide

    Google

    Mountain View, CA
    4 days ago
  • $138k - $198k

     ...4 years of experience with design verification. Experience with SystemVerilog...  ...using SystemVerilog/UVM for ASICs. Familiarity with ASIC standard...  ...work to shape the future of AI/ML hardware acceleration. You...  ...its integration within AI/ML‑driven systems. As an ASIC Design... 
    Worldwide

    Google

    Sunnyvale, CA
    2 days ago
  •  ...Architect Architect is an AI research and product lab for chip design. We build AI models and...  ...design using AI, cut down ASIC design time and cost, and...  ...months working alongside the founding team to push the...  ...on 0 to 1 problems in AI‑driven chip design #J-18808-Ljbffr... 
    Internship

    Architect Labs

    Palo Alto, CA
    3 days ago
  • Architect is seeking a founding member of the RTL Design team to own AI-driven RTL flow for mission-critical SoCs. You'll drive block-level microarchitecture, refine specs with the principal architect, and define AXI interfaces for integration with SoC blocks. Lead design... 

    Architect Labs

    Palo Alto, CA
    2 days ago
  • Tensordyne, located in Sunnyvale, CA, is seeking a senior ASIC verification expert to lead verification phases of next-generation processors aimed at generative AI inference acceleration. You will work closely with design engineers, ensuring pre-silicon correctness and... 
    Remote job

    Tensordyne

    Sunnyvale, CA
    4 days ago
  • $138k - $198k

    Google is seeking an ASIC Design Verification Engineer to shape the future of AI/ML hardware acceleration in Sunnyvale, California. In this role, you will contribute to innovative TPU technology and work on complex verification tasks in data centers. The ideal candidate... 

    Google

    Sunnyvale, CA
    4 days ago
  • $175k - $215k

     ...closely with many other teammates to ensure we design and optimize hardware and software for...  ...into comprehensive, scalable verification plans Drive the development of testbenches...  ...Interest or experience in leveraging Generative AI and LLMs to accelerate verification workflows... 

    Waymo

    Mountain View, CA
    5 days ago
  • AMD is seeking a Senior CPU Design Verification Engineer to develop and enhance CPU-level testbench infrastructure for next-generation processors...  .... This position is pivotal in improving efficiency through AI-driven techniques. Candidates must hold a degree in Electrical... 

    AMD

    Santa Clara, CA
    4 days ago
  • $117k - $166k

    Google in Sunnyvale is seeking an ASIC Design Verification Engineer to shape the future of AI/ML hardware acceleration. You will work on innovative TPU technology that powers Google’s AI applications and help develop solutions to accelerate computation in data centers.... 
    Full time

    Google

    Sunnyvale, CA
    4 days ago
  • Kindredventures is seeking a Founding Member of the Technical Staff (Applied AI) to innovate at the intersection of chip design and AI. This role involves designing AI agents for core...  ...that challenges you with cutting-edge AI-driven chip design opportunities. #J-18808-... 

    Kindredventures

    Palo Alto, CA
    1 day ago
  • $108k - $195.5k

    NVIDIA is seeking an ASIC Engineer to support the design and verification of the GPU memory subsystem in the world’s leading...  ...role is dual in scope: As a key member of our GPU memory subsystem’s...  ...fields of computing, graphics, and AI. The base salary range is 108,000... 

    NVIDIA

    Santa Clara, CA
    4 days ago
  • $120k - $243k

    This role has been designed as ‘Onsite’ with...  ...building high‑speed ASICs, from...  ...coverage/SVA to help verification catch corner case...  ...Experience with AI agentic tools is a...  ...provide our team members and their loved ones...  ...in the US can be found at HPE is an Equal... 
    Work experience placement
    Work at office

    Hewlett Packard Enterprise

    Sunnyvale, CA
    4 days ago
  • $136k - $218.5k

    NVIDIA is seeking a hardworking Senior ASIC Design Verification Engineer to help drive sign-off strategies for world's leading GPUs and SoCs. This...  .... Play a key role in development and deployment of agentic AI frameworks for DV workflows such as stimulus generation, regression... 
    Work experience placement
    Remote work

    Nvidia Corporation

    Santa Clara, CA
    4 days ago
  • Get AI-powered advice on this job and more exclusive features. Direct message the job...  ...for an adaptive, self-motivative Design Verification Engineer to join our growing team. As a...  ...verification libraries like UVM 10+years of ASIC design verification experience Experience... 
    Contract work
    Work at office
    2 days per week
    3 days per week

    Infobahn Softworld Inc

    Santa Clara, CA
    2 days ago

Do you want to receive more vacancies?

Subscribe and receive similar vacancies to Founding Member, Design Verification for AI-Driven ASICs. Be the first to apply!