Sign up to access all features of our service.
  • Job search
  • Favorites
  • Create a CV
    New
  • Salaries
  • Subscriptions

Senior ASIC Design Verification Engineer

$200k - $300k

Ethernovia

Get AI-powered advice on this job and more exclusive features. About Ethernovia, Inc. Ethernovia is fundamentally changing how cars of the future are built by unifying in-vehicle networks into an end-to-end Ethernet system. Founded in 2018, we're inventing the future of automobile's communication! We are transforming automobiles' communication network to enable the autonomous driving, electrical vehicle (EV) and software defined revolutions. Our breakthrough compute, communication, and software virtualization ushers in a new era of car connectivity and capabilities. We bring together, accelerate, and unify the car's cameras/sensors, compute, and outside world to enable new advanced driver assistance features and services. About Ethernovia, Inc. Ethernovia is fundamentally changing how cars of the future are built by unifying in-vehicle networks into an end-to-end Ethernet system. Founded in 2018, we're inventing the future of automobile's communication! We are transforming automobiles' communication network to enable the autonomous driving, electrical vehicle (EV) and software defined revolutions. Our breakthrough compute, communication, and software virtualization ushers in a new era of car connectivity and capabilities. We bring together, accelerate, and unify the car's cameras/sensors, compute, and outside world to enable new advanced driver assistance features and services. Ethernovia's co-founders are serial technology entrepreneurs with multiple prior successful ventures together. We are well-funded and backed by some of the worlds' leading technology investors, having secured $64m in Series A funding. (Ethernovia Raises $64 Million to Accelerate the Revolution of Vehicle Networks | Business Wire). Our financial backers include Porsche SE, Qualcomm, AMD, and Western Digital Ethernovia has been recognized in EE Times' prestigious list of the Top 100 Startups for 2025. January 2024: Our CEO Ramin Shirani Named MotorTrend Software-Defined Vehicle Innovator Awards Winner (ethernovia.com) September 2023: Continental and Ethernovia Announce Partnership to Develop Automotive Switch in 7nm - Ethernovia Connected Car News: Helios, Continental, Ethernovia, Avanci, BMW, Mapbox, Porsche, SEMA, Honda, UltraSense, Flex Logix, Diodes Inc., Garmin, Toyota & Caruso | auto connected car news With talented employees on 4 continents, we have filed > 50 patents to date. Join Ethernovia's team to make a lasting impact on the future of mobility. Come share in our success with pre-IPO shares, competitive compensation, and great benefits while growing your knowledge and career with world class talent. We are looking for talented engineers and leaders who have an entrepreneurial spirit and want to drive their design from concept to silicon to their next car. Senior ASIC Design Verification Engineer Summary: As a Senior ASIC Verification Engineer, you will be responsible for all aspects of digital SoC verification. You will work the architects, designers, and SW engineers to plan and execute verification and validation of advanced automotive communication semiconductors and systems. You will contribute to a positive, trusting, and cohesive working environment based on integrity and strong work ethics. This position is located in: San Jose, CA Key Qualifications: BS and/or MS in Electrical Engineering, Computer Science, or related field Minimum 10+ years of ASIC verification experience Strong understanding of ASIC verification fundamentals and industry standard methodologies Experience with Verilog/System Verilog, UVM, Python, TCL, C/C++ Experience with the full verification flow, from spec to coverage analysis to gate level sim Debugging failures in simulation to root cause problems Self-motivated and able to work effectively both independently and in a team Additional Success Factors: Experience in any of the following areas: Networking (Ethernet MAC, PHY, Switching, TCP/IP, security, PCIe and other industry standard protocols) Video standards, protocols, processing Digital signal processing filters Third party IP (SerDes, controllers, processors, etc.) Modular and Reusable Testbench architecture Design for re-use of pre and post silicon tests and infrastructure Automation of testbench creation, tests, regression, or EDA tools Knowledge of SystemC and/or DPI Personal Skills: Excellent communication/documentation skills. Attention to details. Collaboration across multidisciplinary and international teams. What you'll get in return: Technology depth and breadth expansion that can't be found in a large company Opportunity to grow your career as the company grows Pre IPO stock options Cutting edge technology World class team Competitive base salary Flexible hours Medical, dental and vision insurance for employees Flexible vacation time to promote a healthy work-life balance Salary Range: The actual offered base salary for U.S. locations will vary depending on factors such as work location, individual qualifications, specializations, experience, skills, job-related knowledge, and internal equity. The annual salary range for this position is $200,000 - $300,000. The compensation package will also include incentive compensation in the form of pre-IPO ISO options, in addition to base salary and a full range of medical and other benefits. Seniority level Seniority level Mid-Senior level Employment type Employment type Full-time Job function Job function Engineering and Information Technology Industries Technology, Information and Internet Referrals increase your chances of interviewing at Ethernovia by 2x Get notified about new Senior Design Verification Engineer jobs in San Jose, CA . Senior Design Verification and Methodology Engineer, Google Cloud Sunnyvale, CA $156,000.00-$229,000.00 3 weeks ago Mountain View, CA $119,800.00-$258,000.00 6 days ago Mountain View, CA $200,000.00-$275,000.00 1 week ago San Jose, CA $200,000.00-$230,000.00 21 hours ago San Jose, CA $180,950.00-$289,050.00 1 week ago Senior Design Verification Engineer, HW Compute Group Sunnyvale, CA $143,300.00-$247,600.00 1 day ago Palo Alto, CA $170,000.00-$200,000.00 2 weeks ago Sunnyvale, CA $143,300.00-$247,600.00 1 day ago Cupertino, CA $143,300.00-$247,600.00 2 weeks ago Senior System ASIC Engineer - Speed and Reliability Mountain View, CA $176,400.00-$319,720.00 1 week ago San Francisco Bay Area $200,000.00-$250,000.00 4 weeks ago Sr. ASIC Design Engineer, Cloud-Scale Machine Learning Acceleration team Sr. ASIC Design Engineer, Cloud-Scale Machine Learning Acceleration team Sr. ASIC Design Verification Engineer - Lead, Amazon Leo Sunnyvale, CA $143,300.00-$247,600.00 1 day ago Senior Principal Design Verification Engineer We’re unlocking community knowledge in a new way. Experts add insights directly into each article, started with the help of AI. #J-18808-Ljbffr

Vacancy posted 1 day ago
Similar jobs that could be interesting for youBased on the Senior ASIC Design Verification Engineer in San Jose, CA vacancy
  • $90 per hour

     ...world class talent. We are looking for talented engineers and leaders who have an entrepreneurial spirit and want to drive cutting edge designs from concept to silicon to the future of mobility. Senior ASIC Design Verification Engineer Summary: As a Senior ASIC... 
    Senior
    Flexible hours

    Ethernovia, Inc.

    San Jose, CA
    23 hours ago
  •  ...Senior Design Verification Engineer Immediate need for a talented Senior Design Verification Engineer. This is a Fulltime opportunity with long-term...  ...and Technology Experience: ~ Must have skills: ASIC/SoC Design Verification, SystemVerilog, UVM, and SystemVerilog... 
    Senior
    Full time
    Immediate start

    Pyramid Corporation

    San Jose, CA
    3 days ago
  • $152.5k - $219.2k

     ...help each other grow. Because full product development-from design to qualification to production-is within our team, we're...  ...the future of the digital world. Your Impact As an ASIC Design Verification Engineer, you will play a critical role in developing Cisco's... 
    Suggested
    Full time
    Temporary work
    Local area
    Flexible hours

    Cisco

    San Jose, CA
    3 days ago
  • $168k - $336k

     ...advance faster than ever. What’s Encouraged Daily: As a senior Design Verification engineer, you will employ GenAI and agentic tools to build a...  ...skill-based tools ~ Strong and relevant expertise with ASIC simulation tools and sophisticated verification methods.... 
    Senior
    Full time
    Local area
    Immediate start
    Shift work

    Micron Technology

    San Jose, CA
    9 hours ago
  •  ...silicon and software development. We're seeking engineers who are energized by working on cutting-edge ASIC design and distributed software systems, and who...  ...Cornelis Networks is hiring Mid-Level and Senior ASIC Verification Engineers with advanced skills and knowledge... 
    Senior
    Remote work
    Flexible hours

    Cornelis Networks

    San Jose, CA
    1 day ago
  • $136k - $218.5k

     ...clocks group is looking for a top-notch ASIC engineer to join the team. The Team is...  .... The team collaborates with the front design team to understand the clocking requirements...  ...clock RTL information to GPU, CPU and SOC verification team, timing and DFT teams. Get involved... 
    Senior
    Work experience placement

    NVIDIA

    Santa Clara, CA
    9 days ago
  • $165k - $241.4k

     ...grow. Because full product development—from design to qualification to production—is within...  ...world. Your ImpactAs a Physical Design Engineer, you will play a key role in the full RTL...  ...or Computer engineering and 7+ years of ASIC relevant experience, or Master’s degree in... 
    Senior
    Full time
    Temporary work
    Part time
    Local area
    Flexible hours

    CISCO Systems

    San Jose, CA
    3 hours ago
  • $150k - $220k

     ...system that will fundamentally change the design, economics, manufacturing and service...  ...quality of life. We are seeking a Senior ASIC Design Engineer to join our processor subsystem team,...  ...the configuration, integration, and verification planning of Arm processor IP and... 
    Senior
    Full time
    Work at office
    Immediate start
    Visa sponsorship
    Night shift

    E-Space

    Saratoga, CA
    21 days ago
  • $142.6k - $206.5k

     ...development, which includes participating in high-level product specifications, logic/RTL design and implementation, RTL verification, IP FPGA validation and debugging. As Lead DV Engineer focusing on IP Verification & Validation, you will be responsible for carrying out... 
    Senior
    Local area
    Shift work

    Altera

    San Jose, CA
    2 days ago
  • $150k - $250k

     ...Job Title: Senior ASIC Design EngineerJob Location: Santa Clara, CA or Boston, MACompensation:...  ...seeking a highly skilled Senior ASIC Design Engineer to lead the design and development of...  ...specifications.Perform extensive verification and validation of designs to ensure high... 
    Senior
    Part time

    CyberCoders

    Santa Clara, CA
    3 hours ago
  • $196k - $310.5k

     ...We are now looking for a Senior ASIC Floorplan Design Engineer!NVIDIA is seeking a talented ASIC Floorplan Engineer to design and implement the world’s leading SoC's and GPU's. This position offers you a unique opportunity to craft and to influence the design and development... 
    Senior
    Full time
    Part time

    Nvidia

    Santa Clara, CA
    3 hours ago
  • $168k - $264.5k

     ...We are now looking for a Senior ASIC Design Engineer - DFX!NVIDIA has continuously reinvented itself over two decades. Our invention of the GPU...  ...crafting creative solutions for DFT architecture, verification and post-silicon validation on some of the industry's most... 
    Senior
    Full time
    Part time

    Nvidia

    Santa Clara, CA
    3 hours ago
  • $168k - $264.5k

     ...We are now looking for a Senior ASIC Design Engineer.NVIDIA is seeking ASIC Design Engineers to implement the world’s leading SoC's and GPU's...  ...with architects, other designers, pre- and post-silicon verification teams, synthesis, timing and back-end teams to accomplish... 
    Senior
    Full time
    Part time
    Work experience placement

    Nvidia

    Santa Clara, CA
    3 hours ago
  • $168k - $264.5k

     ...NVIDIA is seeking ASIC Design Engineers with experience in agentic AI to help design and implement the world's leading SoC's and GPU's. As...  ...Deep understanding of ASIC design flow including RTL design, verification, logic synthesis and timing analysis.Exposure to Digital... 
    Senior
    Full time
    Part time
    Work experience placement

    Nvidia

    Santa Clara, CA
    3 hours ago
  • $158.6k - $317.8k

     ...we continue to grow, we’re looking for a skilled Principal Design Verification Engineer to join our dynamic team and contribute to our mission of...  ...Verification Engineer to lead verification activities for complex SoC/ASIC designs. The ideal candidate will have strong expertise in... 
    Full time
    Local area
    Immediate start
    Visa sponsorship
    Relocation package

    Bright Vision Technologies

    Santa Clara, CA
    3 days ago
  • $168k - $336k

     ...information into intelligence, inspiring the world to learn, communicate and advance faster than ever.What’s Encouraged Daily:As a Senior ASIC Design Engineer and domain expert, you will perform logic design across the full ASIC lifecycle from specifications and microarchitecture... 
    Senior
    Full time
    Part time
    Local area
    Immediate start

    Micron

    San Jose, CA
    3 hours ago
  • $110k - $170k

     ...memory solutions that will define the future of computing. Position Overview We are looking for a highly motivated ASIC Digital Design engineer with expertise in DFT, Synthesis, Power, and Timing analysis to support our hardware engineering team. As a member of... 
    Senior

    SK hynix memory solutions America Inc.

    San Jose, CA
    11 days ago
  •  ...motivated and skilled FPGA Verification Engineer to join our dynamic team, working...  ...of complex FPGA designs, ensuring their functionality...  ...Strong understanding of FPGA, ASIC, RTL design principles and architectures...  ...(e.g., VHDL, Verilog). Seniority level Mid-Senior level... 
    Contract work

    CirrusLabs

    Santa Clara, CA
    1 day ago
  • $115k - $268k

     ...computing. Join us and be part of one of the most exciting semiconductor startups in the industry. We are hiring multiple Design Verification engineers to advance our innovative RISC-V processors and subsystems. Role: Develop and execute verification plans for units and... 
    Senior
    Contract work

    Ventana Micro Systems

    Cupertino, CA
    4 days ago
  •  .... THE ROLE: You will contribute to the ASIC (chip) design for high-performance network chips: AINIC...  ..., Physical Design teams, and product engineers to achieve first pass silicon success.THE...  ...:A successful candidate will work with senior silicon design engineers. The candidate... 
    Senior
    Part time
    Night shift

    AMD

    Santa Clara, CA
    3 hours ago
  •  ...Responsibilities: Work closely with the design team to review and understand...  ...micro-architectures Define and review verification test plans Develop block level and chip...  ...experience Advanced knowledge of standard ASIC/FPGA verification flows including... 

    Sql Pager LLC

    San Jose, CA
    3 days ago
  • $97.7k - $182.62k

     ...job poster from Capgemini Engineering About the Job You're Considering...  ...forward-thinking team as a Design Verification Engineer, contributing to...  ..., experience, skills, seniority, performance, sales or revenue...  ...0-$260,000.00 6 months ago ASIC Design Verification Engineer... 
    16 hours
    Full time
    Local area

    Capgemini Engineering

    Santa Clara, CA
    1 day ago
  • $175k - $215k

     ...with many other teammates to ensure we design and optimize hardware and software for...  ...schedule and you will report to a Silicon Engineering Lead You will: Partner with...  ...into comprehensive, scalable verification plans Drive the development of testbenches... 
    Full time
    Remote work

    Latent Logic

    Mountain View, CA
    1 day ago
  • $80 - $90 per hour

     ...looking for an adaptive, self-motivative Design Verification Engineer to join our growing team. As a key...  ...libraries like UVM • 10+years of ASIC design verification experience • Experience...  ...engineering/Electrical Engineering Seniority level Seniority level Not Applicable... 
    16 hours
    Contract work

    Infotree Global Solutions

    Santa Clara, CA
    2 days ago
  • $185k - $230k

     ...Principal Design Verification Engineer California Astera Labs provides rack-scale AI infrastructure through purpose-built connectivity solutions...  ...developing robust verification methodologies for complex ASICs. The ideal candidate will have a solid background in... 
    Flexible hours
    Night shift

    Astera Labs

    San Jose, CA
    4 days ago
  • $116k - $189.75k

     ...NVIDIA is seeking an outstanding ASIC Verification Engineer to verify the design and implementation of the world’s leading SoC's and GPU's. This position offers the opportunity to have a real impact in a dynamic, technology-focused company impacting product lines ranging... 

    NVIDIA

    Santa Clara, CA
    9 hours ago
  • $87.4k - $132k

     ...Position: Design Verification Engineer (eInfochips Inc) Job Description: What You'll Be Doing: Strong SV/UVM expertise AXI/NOC/Ethernet...  ...Responsible for architecting Verification Environment for ASIC SoC and providing verification support from defining... 
    Hourly pay
    Full time
    Temporary work
    Work experience placement
    Work at office
    Local area
    Night shift

    Arrow ECS

    San Jose, CA
    4 days ago
  • $65 - $70 per hour

     ...Have ~3+ years of experience in ASIC or SoC verification. ~ Strong understanding of SystemVerilog...  .... Experience participating in design reviews and microarchitecture...  ...Bachelor’s or Master’s degree in Electrical Engineering, Computer Engineering, or related field... 

    Cynet Systems

    San Jose, CA
    1 day ago
  • $153.5k - $310.5k

     ...Senior Design Verification Engineer This role has been designed as 'Hybrid' with a requirement that you will work on average 2 days per week from an HPE office. Who We Are: Hewlett Packard Enterprise is the global edge-to-cloud company advancing the way people... 
    Senior
    Work experience placement
    Work at office
    Local area
    Immediate start
    2 days per week

    HPE

    Sunnyvale, CA
    9 hours ago
  • $140k - $200k

     ...system that will fundamentally change the design, economics, manufacturing and service...  ...a highly skilled and experienced Verification Engineer to join our engineering team. In this role...  ...Minimum of 5-10 years of experience in ASIC verification for complex digital systems... 
    Full time
    Work at office
    Immediate start
    Visa sponsorship
    Night shift

    E-Space

    Saratoga, CA
    9 days ago

Do you want to receive more vacancies?

Subscribe and receive similar vacancies to Senior ASIC Design Verification Engineer. Be the first to apply!