Sign up to access all features of our service.
  • Job search
  • Favorites
  • Create a CV
    New
  • Salaries
  • Subscriptions

Remote ASIC Verification Engineer (UVM/SystemVerilog)

microTECH Global Limited

microTECH Global Limited is seeking an ASIC Verification Engineer for a 6-month contract, which can be performed remotely. The role requires a strong background in verification, knowledge of ASIC/SoC systems, and proficiency in UVM/SystemVerilog-based verification. This position offers the flexibility of 100% remote working, making it ideal for independent workers. Interested candidates can start as soon as possible and join a dynamic team. #J-18808-Ljbffr

Vacancy posted 1 day ago
Similar jobs that could be interesting for youBased on the Remote ASIC Verification Engineer (UVM/SystemVerilog) in New Bremen, OH vacancy
  • $150k - $165k

     ...Semi Llc is seeking a Senior Design Verification Engineer to verify complex digital systems, including...  ...CPUs. The role includes developing UVM/SystemVerilog testbenches and automating testing...  ...candidate should have 10+ years of ASIC verification experience, strong skills... 
    Remote job

    Encore Semi Llc

    Austin, TX
    2 days ago
  • $150k - $165k

    Encore Semi Llc is seeking a Sr Design Verification Engineer to work remotely, managing the full verification lifecycle...  .... Candidates should have 10+ years of ASIC verification experience and be proficient in SystemVerilog and UVM. The position offers a competitive... 
    Remote job

    Encore Semi Llc

    Redmond, WA
    2 days ago
  • Location: Warren, New Jersey, Plano, TX or REMOTE U.S. Company: AirSpan Networks...  .... We are looking for a skilled UVM SystemVerilog Verification Engineer to join our dynamic team and contribute...  ...performance, and reliability of AirSpan’s ASIC and FPGA designs. You will work... 
    Remote work

    AIRSPAN CAREERS

    Plano, TX
    4 days ago
  •  ...Job Description: The Verification Engineer will contribute to the pre-silicon functional...  ...of verification deliverables within a UVM/SystemVerilog environment. The engineer will...  ...Silicon Design Verification (FPGA or ASIC). ~ Strong proficiency in SystemVerilog... 
    Remote work

    Varite

    United States
    3 days ago
  • A technology solutions company in California is seeking a Verification Engineer to write SystemVerilog/UVM testbenches for ASICs and FPGAs. The ideal candidate will have a Bachelor’s degree in a related field and experience with ASIC/FPGA verification. Familiarity with... 
    Suggested

    ALTEN

    Mountain View, CA
    2 days ago
  •  ...technology firm is seeking an experienced engineer in San Diego to manage the complete verification lifecycle for digital power IPs. The...  ...and over four years of experience in ASIC design and verification, with proficiency in SystemVerilog and related methodologies. This role... 

    Qualcomm

    San Diego, CA
    6 hours ago
  • A leading provider of 4G and 5G network solutions is seeking a UVM SystemVerilog Verification Engineer to join their team in Texas or a remote capacity. The role involves developing and executing verification plans, ensuring compliance with specifications. Candidates should... 
    Remote job

    AIRSPAN CAREERS

    Plano, TX
    4 days ago
  •  ...leading technology company in Austin is seeking an experienced ASIC Verification Engineer to work on system-level IP projects. Candidates should have...  ...methodologies, with expertise in System Verilog and UVM. This position offers a competitive salary based on experience... 

    NVIDIA Corporation

    Austin, TX
    4 days ago
  •  ...Designs is looking for a Senior Design Verification Engineer with over 8 years of hardware verification experience, particularly in SystemVerilog and UVM methodologies. The role includes...  ...opportunities in Austin, TX, and potentially remote work. Benefits include healthcare and... 
    Remote job
    Contract work

    Correct Designs

    Austin, TX
    2 days ago
  •  ...Description: ~ The project relates to the design and verification of a custom controller for analog components. The...  ...and send data. Responsibilities As a UVM/ SystemVerilog Design Verification Engineer, you will own functional verification for a custom controller... 
    Remote work

    Varite

    United States
    3 days ago
  • Correct Designs is seeking a Design Verification Engineer to work on complex design verification...  ...will have strong experience in SystemVerilog and UVM, along with excellent communication...  ...arrangements, including in-person and remote opportunities, to accommodate skilled... 
    Remote job
    Hourly pay
    Contract work
    Flexible hours

    Correct Designs

    Austin, TX
    2 days ago
  • $75 - $80 per hour

     ...leading aerospace company is seeking an Electrical Design and Analyst Engineer to work in Mountain View, CA. This contract role focuses on ASIC/FPGA verification, requiring expertise in SystemVerilog and a Bachelor's degree in a relevant field. You will be responsible for... 
    Hourly pay
    Contract work

    Boeing Future of Flight

    Mountain View, CA
    2 days ago
  •  ...Broadcom Inc. is looking for a Verification Engineer in San Jose, California. The successful candidate will develop verification plans and build verification environments for advanced ASIC products. Applicants should have substantial experience in verification methodologies... 

    Broadcom Corporation

    San Jose, CA
    6 hours ago
  •  ...ASIC Verification Engineer – ARM Location: Remote Job Summary: We are seeking an experienced ASIC Verification Engineer...  ...Test case development UVM environment development Coverage...  ...methodologies including: ~ UVM / SystemVerilog ~ Formal verification ~... 
    Remote work

    Datum Technologies Group

    United States
    8 days ago
  •  ...is the growing System Engineering and Solution Company,...  ...in India. Location Remote from Europe / Onsite...  ...and execute top‑notch verification plans, ensuring every...  ...Requirements Expertise in ASIC verification at IP,...  ...chip levels, using SystemVerilog UVM. Possibly over 8 years... 
    Remote work
    Immediate start

    Swediumglobal

    Brockport, NY
    6 hours ago
  • A leading semiconductor company in Texas is seeking a Design Verification Engineer to join its team. This role involves planning and executing the...  ...using advanced techniques and tools like System Verilog and UVM. The ideal candidate will have a strong background in... 

    Advanced Micro Devices

    Austin, TX
    4 days ago
  •  ...Swediumglobal is seeking a Verification Engineer in New York to lead the ASIC verification process, ensuring high-quality chip designs. The ideal candidate...  ...innovation. This role offers onsite opportunities in Sweden and remote work options from Europe. #J-18808-Ljbffr... 
    Remote work

    Swediumglobal

    Brockport, NY
    7 hours ago
  •  ...tech startup in Santa Clara seeks a Senior Design Verification Engineer to architect and develop verification...  ...ideal candidate will have extensive experience in ASIC verification, strong skills in SystemVerilog and UVM, and a passion for solving complex problems. Responsibilities... 

    Upscaleai

    Santa Clara, CA
    2 days ago
  • $170k - $250k

     ...United States - Remote K2 is building the largest and highest...  ...class of spacecraft. Engineered to survive the harshest radiation...  ...We are seeking a Senior ASIC Design Verification Engineer whose role will...  ...‐chip environments. Build SystemVerilog/UVM test benches, including agents... 
    Remote work
    Permanent employment
    Shift work

    K2 Space

    New York, NY
    4 days ago
  • Job Description Job Title: ASIC Verification Engineer Job Type: Contract Duration: 6 months initial...  ...extension Location: Munich/Remote - 100% remote working Start: ASAP...  ...Good knowledge of ASIC/SoC Systems UVM/SystemVerilog‑based Verification Ability to work... 
    Remote work
    Contract work
    Immediate start

    microTECH Global Limited

    New Bremen, OH
    5 days ago
  • Lockheed Martin is seeking an ASIC/FPGA Verification Engineer to join their team in Denver, Colorado. This role requires expertise in FPGA verification, including UVM and SystemVerilog, to develop sophisticated avionics products in a high-performance computing environment... 

    Lockheed Martin

    Denver, CO
    1 day ago
  • $76.2k - $187.74k

     ...A global engineering firm is looking for an experienced ASIC Verification Engineer to work remotely. You will verify ARM-related IPs and participate in all aspects of the project...  ...strong skills in C-based test case design, UVM test environments, and a keen focus on... 
    Remote work

    Capgemini Engineering

    New York, NY
    4 days ago
  • $75k - $150k

     ...research and development organization in Cambridge, MA, is seeking a motivated UVM Digital Verification Engineer. The role involves tackling verification challenges within FPGAs and ASICs. Candidates should have 3-5 years of experience or relevant master's experience,... 

    Draper Inc.

    Cambridge, MA
    4 days ago
  •  ...Austin, TX is seeking a talented Design Verification Engineer to ensure the quality of complex...  ...experience in verification, proficiency in SystemVerilog and UVM methodologies, and strong analytical...  ...offers long-term contracts, remote options, and benefits such as health... 
    Remote job
    Long term contract

    Correct Designs

    Austin, TX
    3 days ago
  •  ...is looking for an RTL Design Engineer with 3-10 years of experience...  ...strong proficiency in Verilog/SystemVerilog and a solid understanding of...  ...fundamentals. Familiarity with ASIC design flows and common EDA...  ...necessary. This position offers remote work within the USA and... 
    Remote work

    YO IT Consulting

    New York, NY
    4 days ago
  •  ...-thinking team of architects, engineers, and business professionals with...  ...in onsite, hybrid, and fully remote roles. Role Cornelis Networks is hiring a talented ASIC Verification Engineering Manager to help...  ...stakeholders. Proficiency in developing UVM constrained random test... 
    Remote work
    Full time
    Flexible hours

    Cornelis Networks

    Dallas, TX
    1 day ago
  •  ...Description Job Description Role: ASIC Verification Engineer - ARM Location: Remote Job Type: Contract...  ...Verification plans, test case development, UVM environments, Coverage (analysis)...  ...and processes, such as UVM / SystemVerilog, Formal verification, Constraint-... 
    Remote job
    Contract work

    PDDN INC.

    Santa Clara, CA
    24 days ago
  •  ...A leading engineering company is seeking a highly skilled FPGA Verification Engineer in Santa Clara, CA. You will verify complex FPGA designs, collaborating...  ...experience in FPGA and strong proficiency in UVM and SystemVerilog. This is a full-time onsite role, requiring a... 
    Full time

    Allps GmbH

    Santa Clara, CA
    5 hours ago
  • $76.2k - $187.74k

     ...At Capgemini Engineering, the world leader in engineering...  ...are the same. Role : ASIC verification Engineer The role is 100% remote role  About the job you...  ...test case development, UVM environments, coverage...  ..., including UVM/SystemVerilog, formal verification, constraint... 
    Remote work
    Permanent employment
    Full time
    Local area

    Capgemini

    Seattle, WA
    17 days ago
  • A leading technology firm seeks a skilled FPGA Verification Engineer in Mountain View. This role involves verifying FPGA designs with advanced methodologies and requires strong expertise in SystemVerilog, UVM, and debugging skills. The ideal candidate will develop verification... 

    Compunnel, Inc.

    Mountain View, CA
    1 day ago

Do you want to receive more vacancies?

Subscribe and receive similar vacancies to Remote ASIC Verification Engineer (UVM/SystemVerilog). Be the first to apply!