Sign up to access all features of our service.
  • Job search
  • Favorites
  • Create a CV
    New
  • Salaries
  • Subscriptions

Senior ASIC Design Engineer - Processor Subsystem

$150k - $220k

E-Space

Job Description

Job Description

Ready to make connectivity from space universally accessible, secure and actionable? Then you’ve come to the right place!

E-Space is bridging Earth and space to enable hyper-scaled deployments of Internet of Things (IoT) solutions and services. We are building a highly-advanced low Earth orbit (LEO) space system that will fundamentally change the design, economics, manufacturing and service delivery associated with traditional satellite and terrestrial IoT systems.

We’re intentional, we’re unapologetically curious and we’re 100% committed to innovate space-based communications and deliver actionable intelligence that will expand global economies, protect space and our planet and enhance our overall quality of life.

We are seeking a Senior ASIC Design Engineer to join our processor subsystem team, focused on the configuration, integration, and verification planning of Arm processor IP and associated subsystem components for satellite IoT connectivity ASICs. This role sits at the intersection of RTL design and functional verification, requiring a strong grasp of processor subsystem architecture and hands-on experience bringing together complex IP in a cohesive, validated design. We are looking for dedicated self-starters who thrive in a fast-paced environment, can take ownership of complex technical challenges, and drive them through to completion with minimal oversight.

Key Responsibilities:

· Configure and integrate Arm processor IP (e.g., Cortex-M series) and associated subsystem components including bus interconnects, memory controllers, and peripheral IP

· Define and implement subsystem-level RTL integration, ensuring correct connectivity, clocking, and reset architecture across all subsystem components

· Collaborate with SoC architects to translate subsystem requirements into a coherent RTL implementation

· Work closely with the verification team to define and develop comprehensive testplans covering subsystem functionality, processor interfaces, and IP integration

· Author and review design specifications and integration guides for the processor subsystem

· Identify and resolve integration issues across IP boundaries, including protocol, clocking, and reset domain crossings

· Support synthesis and timing closure for the processor subsystem in coordination with the physical design team

· Participate in design reviews and contribute to continuous improvement of design and integration methodologies

· Support bring-up and debug activities for the processor subsystem on post-silicon hardware

Required Qualifications:

· Bachelor's or Master's degree in Electrical Engineering, Computer Engineering, or related field

· 7+ years of experience in ASIC/SoC design with a focus on processor subsystem integration

· Strong proficiency in RTL design and integration using SystemVerilog or VHDL

· Experience working with AMBA bus protocols (AHB, APB, AXI) in the context of subsystem integration

· Demonstrated experience collaborating with verification teams on testplan definition and functional coverage

· Familiarity with industry-standard EDA tools for RTL compile and simulation (e.g., Synopsys VCS, Cadence Xcelium, Mentor Questa)

· Familiarity with synthesis flows and static timing analysis in the context of processor subsystems

Preferred Qualifications:

· Experience with Arm Corstone or similar processor subsystem reference designs, including hands-on configuration and integration of Arm processor IP (Cortex-M series or similar)

· Knowledge of low-power design techniques and their application within processor subsystems

· Familiarity with Arm tools such as Socrates, Configuration Wizard, or similar IP configuration tools

· Experience with scripting languages (e.g., Python, Tcl, Perl) for design automation and EDA tool flows

· Experience with UPF-based power-aware design flows

· Background in satellite IoT, embedded communications, or similarly constrained application domains

· Experience with post-silicon bring-up and debug of processor subsystems

Additional Requirements

This is a fast-paced, high-impact environment - flexibility to occasionally work extended hours or weekends during critical periods is expected.

This is a full time, exempt position, based out of our Saratoga office.  The target base pay for this position is $150,000 - $220,000 annually.  The total compensation packaged will be determined by various factors such as your relevant job-related knowledge, skills, and experience. 

We are redefining how satellites are designed, manufactured and used—so we’re looking for candidates with passion, deep knowledge and direct experience on LEO satellite component development, design and in-orbit activities. If that’s your experience – then we’ll be immediately wow-ed.

E-Space is not currently able to provide employment sponsorship for candidates who do not hold work authorization for the location of this role

Why E-Space is right for you:

As a member of our team, you will play a crucial role in driving our success.  Our team members have a strong sense of dedication and responsibility; this includes a strong commitment to our mission to create an entirely new suite of global capabilities to improve lives, business efficiencies and build a smarter planet. This means that there will be times when extra hours, including nights and weekends, may be needed to meet critical deadlines and mission goals.  In return, we offer a dynamic work environment with opportunities for professional growth and development and the chance to make a meaningful impact in a high-growth industry.  

We want you to make the most of your journey at E-Space. That’s why we support and invest in the physical, emotional and financial well-being of our team members and their families. Some of what you can expect when working at E-Space:

• An opportunity to really make a difference

• Sustainability at our core

• Fair and honest workplace

• Innovative thinking is encouraged

• Competitive salaries

• Continuous learning and development

• Health and wellness care options

• Financial solutions for the future

• Optional legal services (US only)

• Paid holidays

• Paid time off

We may use artificial intelligence (AI) tools to support parts of the hiring process, such as reviewing applications, analyzing resumes, or assessing responses and identifying potential inconsistencies or verification signals in application materials based on available information. These tools assist our recruitment team but do not replace human judgment. Final hiring decisions are ultimately made by humans. If you would like more information about how your data is processed, please contact us.

Vacancy posted 13 days ago
Similar jobs that could be interesting for youBased on the Senior ASIC Design Engineer - Processor Subsystem in Saratoga, CA vacancy
  • $200k - $300k

     ...Senior ASIC Design Verification Engineer Join Ethernovia's team to make a lasting impact on the future of packet processor-centric networking solutions to support the real-time sensor, Physical AI, and control data demands of software-defined autonomy across vehicles... 
    Senior
    Flexible hours

    Ethernovia

    San Jose, CA
    1 day ago
  • $150k - $220k

     ...system that will fundamentally change the design, economics, manufacturing and service...  ...an experienced SoC Power Architecture Engineer to define, design, and implement power domain architectures for ASIC-based processor subsystems targeting satellite IoT connectivity applications... 
    Suggested
    Full time
    Work at office
    Immediate start
    Visa sponsorship
    Night shift

    E-Space

    Saratoga, CA
    13 days ago
  • $150k - $250k

    Job Title: Senior ASIC Design EngineerJob Location: Santa Clara, CA or Boston, MACompensation: $1...  ...High-Speed I/O, AI Accelerator, Memory Subsystem DesignPosition OverviewWe are seeking a highly skilled Senior ASIC Design Engineer to lead the design and development of advanced... 
    Senior

    CyberCoders

    Santa Clara, CA
    3 days ago
  • $136k - $218.5k

     ...Cache Coherent Interconnects Design Team, you will be responsible...  ...Master’s Degree in Electrical Engineering, Computer Engineering or...  ...experience.5+ years of experience in processor or other related high-...  ...as is a deep understanding of ASIC design flow including RTL design... 
    Senior
    Full time

    Nvidia

    Santa Clara, CA
    2 days ago
  • $136k - $212.8k

     ...bachelors degree in Electrical Engineering or a closely related...  ...require experience validating designs at multiple levels, from IP blocks...  ...looking for a strong background in ASIC design, proficiency with...  ...interconnects, DMAs, memory subsystems, accelerator engines, debug,... 
    Suggested
    Full time

    Annapurna Labs (U.S.) Inc.

    Cupertino, CA
    7 days ago
  •  ...Job Title: Senior ASIC / SoC Network-on-Chip Design Engineer or Senior ASIC Design Engineer Location: Mountain View CA (onsite - Hybrid) Job Type...  ..., and PPA optimization. • Integrate IP across SoC subsystems and support post-silicon debug. • Collaborate with... 
    Senior
    Full time
    Local area
    Night shift

    Themesoft Inc

    Mountain View, CA
    9 hours ago
  •  ...Position: ASIC Design Engineer (eInfochips) Job Description: Role:   Asic Design Engineer Location: Mountain View CA (Remote...  ...Verilog Design AMBA AXI bus along-with ARM or C based processor Ensure customer satisfaction. Reporting to customers... 
    Full time
    Work at office
    Remote work

    Arrow Electronics

    Mountain View, CA
    2 days ago
  •  ...You will contribute to the ASIC (chip) design for high-performance network...  ...Physical Design teams, and product engineers to achieve first pass...  ...successful candidate will work with senior silicon design engineers....  ...RESPONSIBLITIES:Ethernet subsystem design and integrationSwitch... 
    Senior

    AMD

    Santa Clara, CA
    1 day ago
  • $136k - $218.5k

    The clocks group is looking for a top-notch ASIC engineer to join the team. The Team is responsible for crafting all aspects of GPU and CPU clocking. The team collaborates with the front design team to understand the clocking requirements for the chip. The clocks team interacts... 
    Senior
    Full time
    Work experience placement

    Nvidia

    Santa Clara, CA
    23 hours ago
  • $163k - $236k

     ...specifications for silicon subsystems and small to medium-...  ...into complex silicon designs and multi-component...  ...disciplinary and multi-site engineering groups to resolve...  ...Integration.Experience in ASIC development with...  ...of one of these areas: processor cores, buses/fabric/NoC... 
    Senior
    Worldwide
    Night shift

    Google

    Mountain View, CA
    1 day ago
  • $196k - $310.5k

    We are now looking for a Senior ASIC Floorplan Design Engineer!NVIDIA is seeking a talented ASIC Floorplan Engineer to design and implement the world’s leading SoC's and GPU's. This position offers you a unique opportunity to craft and to influence the design and development... 
    Senior
    Full time

    Nvidia

    Santa Clara, CA
    4 days ago
  • $136k - $218.5k

     ...world. This is our life’s work, to amplify human inventiveness and intelligence.We are now looking for a motivated Senior ASIC Physical Design Engineer, Netlisting to join our dynamic and growing team. If you want to challenge yourself and be a part of something great... 
    Senior
    Full time
    Shift work

    Nvidia

    Santa Clara, CA
    1 day ago
  • $168k - $264.5k

    We are now looking for a Senior ASIC Design Engineer - DFX!NVIDIA has continuously reinvented itself over two decades. Our invention of the GPU in 1999 sparked the growth of the PC gaming market, redefined modern computer graphics, and revolutionized parallel computing.... 
    Senior
    Full time

    Nvidia

    Santa Clara, CA
    3 days ago
  • $168k - $264.5k

    We are now looking for a Senior ASIC Design Engineer.NVIDIA is seeking ASIC Design Engineers to implement the world’s leading SoC's and GPU's. This position offers the opportunity to have real impact in a multifaceted, technology-focused company impacting product lines... 
    Senior
    Full time
    Work experience placement

    Nvidia

    Santa Clara, CA
    23 hours ago
  • $167.7k - $245.2k

     ...help each other grow. Because full product development—from design to qualification to production—is within our team, we’re...  ...’s degree in Electrical or Computer engineering and 7+ years of ASIC Design related experience, or Master’s degree in Electrical... 
    Senior
    Full time
    Temporary work
    Local area
    Flexible hours

    CISCO Systems

    San Jose, CA
    23 hours ago
  • $250k - $265k

    Principal ASIC Design Engineer RTL / Microarchitecture / High-Performance Networking Overview Seeking...  ...RTL for complex ASIC blocks and subsystems.Develop high-quality SystemVerilog...  ...in switch ASICs, NICs, DPUs, network processors, or data center networking is a strong... 
    Night shift

    Yoh

    Santa Clara, CA
    3 days ago
  • $183k - $247.6k

    Annapurna Labs designs silicon and software that accelerates...  ...We’re looking for an ASIC Design Eengineer to...  ....- Integrate multiple subsystems into top level SOC,...  ...and mentorship. Our senior members enjoy one-on-one...  ...members develop your engineering expertise so you feel... 
    Senior
    Local area
    Flexible hours

    Amazon

    Cupertino, CA
    23 hours ago
  • $168k - $264.5k

    NVIDIA is seeking ASIC Design Engineers with experience in agentic AI to help design and implement the world's leading SoC's and GPU's. As part of NVIDIA's "AI for chip design" team, you will have the opportunity to tap into the unlimited potential of AI and change the... 
    Senior
    Full time
    Work experience placement

    Nvidia

    Santa Clara, CA
    2 days ago
  • $182k - $319k

     ...piece of hardware that we designed, developed,...  ...-X86 server providers engineering solutions for this generation...  ...future together. The Senior Principal, Design...  ...platform designs including processors, high speed serial...  ...system power architecture, subsystem and rack level, power... 
    Senior
    Local area

    Celestica International LP

    San Jose, CA
    more than 2 months ago
  • $200k

     ...Design Verification Engineer We are looking for talented Design Verification Engineers to help verify and deliver Velaura...  ...criteria. Verify compute engines, memory subsystems, interconnect fabrics, control processors, DMA engines, and other critical SoC infrastructure... 
    Senior
    Flexible hours

    Auradine

    Santa Clara, CA
    4 days ago
  • $164.47k - $311.89k

     ...About the Role Intel is seeking a Senior Design Verification Engineer for the Silicon Chassis team. In...  ..., protocol verification, and memory subsystem behavior, with enough breadth in RTL...  ..., tools, and methodologies), Custom ASIC (leveraging existing IP for custom silicon... 
    Senior
    Internship
    Local area
    Immediate start
    Shift work

    Intel

    Santa Clara, CA
    23 hours ago
  • TypeContract Experience: 5-12+ Years Responsibilities Verify CPU subsystem and standard interfaces using SystemVerilog/UVM. Develop...  ...management, and exception handling. Execute regressions, debug RTL/design issues, and drive functional and code coverage closure. Collaborate... 
    Senior

    ACL Digital

    San Jose, CA
    1 day ago
  • $181.1k - $318.4k

     ...Apple Inc. seeks a GPU Performance Engineer in Cupertino, California. This role involves developing high-performance C++ models for next-generation GPUs while collaborating with teams to analyze performance and validate features. Candidates should have a deep understanding... 
    Senior

    Apple

    Cupertino, CA
    1 day ago
  • $136k - $218.5k

    NVIDIA is seeking a hardworking Senior ASIC Design Verification Engineer to help drive sign-off strategies for world's leading GPUs and SoCs. This position offers you an outstanding opportunity to influence performance of the next generation GPU and SoC, allowing you to... 
    Senior
    Full time
    Work experience placement
    Remote work

    Nvidia

    Santa Clara, CA
    4 days ago
  • $129.2k - $209k

     ...solving, stronger relationships, and the kind of precision that drives great outcomes.Job SummaryYour Career As a Design Verification engineer on the ASIC team, you will ensure that the ASICs in our groundbreaking next-generation firewall products meet or exceed industry... 
    Senior
    Full time
    Casual work
    Work at office

    Palo Alto Networks

    Santa Clara, CA
    2 days ago
  • $116k - $198k

     ...Senior Design EngineerMicron Technology is a world leader in innovating memory and storage...  ...advance faster than ever.As a Senior Design Engineer at Micron, you will play a pivotal role...  ...(gate level) verification at block, subsystem, and fullchip levelFacilitate netlist bring... 
    Senior
    Full time
    Local area

    Micron Technology

    San Jose, CA
    23 hours ago
  • $133k - $180k

     ...interconnected world. Our solutions are designed to not only meet the current demands of...  ...several prestigious awards, such as Best Engineering Team, Best Company for Diversity, Compensation...  ...dense BGA fan-out for high-pin-count ASICs and FPGAs Optical Transceiver PCB... 
    Senior
    Flexible hours

    Arista Networks, Inc.

    Santa Clara, CA
    23 hours ago
  •  ...Senior ASIC Verification Engineer We are seeking a highly skilled Senior ASIC Verification Engineer to...  ...modern data centers and applications to design memory acceleration. Key...  ...validate key components including memory subsystems and interconnect architectures Contribute... 
    Senior
    Visa sponsorship
    Relocation package

    Netpreme

    Santa Clara, CA
    4 days ago
  •  ...Senior ASIC Verification Engineer This role has been designed as ''Onsite'' with an expectation that you will primarily work from an HPE office. Hewlett Packard...  ...opportunities to work on complex modules and subsystems where you can challenge yourself and grow. Open... 
    Senior
    Work at office
    2 days per week

    Hewlett Packard Enterprise

    Sunnyvale, CA
    1 day ago
  • $159k - $239k

     ...Category Engineering Hire Type Employee Job ID 18603 Base Salary Range $159000-$239000...  ...products. We deliver industry-leading silicon design, IP, simulation and analysis solutions,...  .... You Are You bring extensive ASIC digital design experience with a track record... 
    Senior
    Remote work
    Worldwide

    Synopsys Inc

    Sunnyvale, CA
    15 days ago

Do you want to receive more vacancies?

Subscribe and receive similar vacancies to Senior ASIC Design Engineer - Processor Subsystem. Be the first to apply!