Sign up to access all features of our service.
  • Job search
  • Favorites
  • Create a CV
    New
  • Salaries
  • Subscriptions

Senior ASIC Design Engineer - Processor Subsystem

$150k - $220k

E-Space

Job Description

Job Description

Ready to make connectivity from space universally accessible, secure and actionable? Then you’ve come to the right place!

E-Space is bridging Earth and space to enable hyper-scaled deployments of Internet of Things (IoT) solutions and services. We are building a highly-advanced low Earth orbit (LEO) space system that will fundamentally change the design, economics, manufacturing and service delivery associated with traditional satellite and terrestrial IoT systems.

We’re intentional, we’re unapologetically curious and we’re 100% committed to innovate space-based communications and deliver actionable intelligence that will expand global economies, protect space and our planet and enhance our overall quality of life.

We are seeking a Senior ASIC Design Engineer to join our processor subsystem team, focused on the configuration, integration, and verification planning of Arm processor IP and associated subsystem components for satellite IoT connectivity ASICs. This role sits at the intersection of RTL design and functional verification, requiring a strong grasp of processor subsystem architecture and hands-on experience bringing together complex IP in a cohesive, validated design. We are looking for dedicated self-starters who thrive in a fast-paced environment, can take ownership of complex technical challenges, and drive them through to completion with minimal oversight.

Key Responsibilities:

· Configure and integrate Arm processor IP (e.g., Cortex-M series) and associated subsystem components including bus interconnects, memory controllers, and peripheral IP

· Define and implement subsystem-level RTL integration, ensuring correct connectivity, clocking, and reset architecture across all subsystem components

· Collaborate with SoC architects to translate subsystem requirements into a coherent RTL implementation

· Work closely with the verification team to define and develop comprehensive testplans covering subsystem functionality, processor interfaces, and IP integration

· Author and review design specifications and integration guides for the processor subsystem

· Identify and resolve integration issues across IP boundaries, including protocol, clocking, and reset domain crossings

· Support synthesis and timing closure for the processor subsystem in coordination with the physical design team

· Participate in design reviews and contribute to continuous improvement of design and integration methodologies

· Support bring-up and debug activities for the processor subsystem on post-silicon hardware

Required Qualifications:

· Bachelor's or Master's degree in Electrical Engineering, Computer Engineering, or related field

· 7+ years of experience in ASIC/SoC design with a focus on processor subsystem integration

· Strong proficiency in RTL design and integration using SystemVerilog or VHDL

· Experience working with AMBA bus protocols (AHB, APB, AXI) in the context of subsystem integration

· Demonstrated experience collaborating with verification teams on testplan definition and functional coverage

· Familiarity with industry-standard EDA tools for RTL compile and simulation (e.g., Synopsys VCS, Cadence Xcelium, Mentor Questa)

· Familiarity with synthesis flows and static timing analysis in the context of processor subsystems

Preferred Qualifications:

· Experience with Arm Corstone or similar processor subsystem reference designs, including hands-on configuration and integration of Arm processor IP (Cortex-M series or similar)

· Knowledge of low-power design techniques and their application within processor subsystems

· Familiarity with Arm tools such as Socrates, Configuration Wizard, or similar IP configuration tools

· Experience with scripting languages (e.g., Python, Tcl, Perl) for design automation and EDA tool flows

· Experience with UPF-based power-aware design flows

· Background in satellite IoT, embedded communications, or similarly constrained application domains

· Experience with post-silicon bring-up and debug of processor subsystems

Additional Requirements

This is a fast-paced, high-impact environment - flexibility to occasionally work extended hours or weekends during critical periods is expected.

This is a full time, exempt position, based out of our Saratoga office.  The target base pay for this position is $150,000 - $220,000 annually.  The total compensation packaged will be determined by various factors such as your relevant job-related knowledge, skills, and experience. 

We are redefining how satellites are designed, manufactured and used—so we’re looking for candidates with passion, deep knowledge and direct experience on LEO satellite component development, design and in-orbit activities. If that’s your experience – then we’ll be immediately wow-ed.

E-Space is not currently able to provide employment sponsorship for candidates who do not hold work authorization for the location of this role

Why E-Space is right for you:

As a member of our team, you will play a crucial role in driving our success.  Our team members have a strong sense of dedication and responsibility; this includes a strong commitment to our mission to create an entirely new suite of global capabilities to improve lives, business efficiencies and build a smarter planet. This means that there will be times when extra hours, including nights and weekends, may be needed to meet critical deadlines and mission goals.  In return, we offer a dynamic work environment with opportunities for professional growth and development and the chance to make a meaningful impact in a high-growth industry.  

We want you to make the most of your journey at E-Space. That’s why we support and invest in the physical, emotional and financial well-being of our team members and their families. Some of what you can expect when working at E-Space:

• An opportunity to really make a difference

• Sustainability at our core

• Fair and honest workplace

• Innovative thinking is encouraged

• Competitive salaries

• Continuous learning and development

• Health and wellness care options

• Financial solutions for the future

• Optional legal services (US only)

• Paid holidays

• Paid time off

We may use artificial intelligence (AI) tools to support parts of the hiring process, such as reviewing applications, analyzing resumes, or assessing responses and identifying potential inconsistencies or verification signals in application materials based on available information. These tools assist our recruitment team but do not replace human judgment. Final hiring decisions are ultimately made by humans. If you would like more information about how your data is processed, please contact us.

Vacancy posted 12 days ago
Similar jobs that could be interesting for youBased on the Senior ASIC Design Engineer - Processor Subsystem in Saratoga, CA vacancy
  • $136k - $218.5k

     ...work. Come join the team and see how we can make a lasting impact on the world. NVIDIA is looking for an Senior ASIC Design Engineer to join our Memory Subsystem Team!Whatyou'llbedoing:As a member of our Memory Subsystem Design team, you will collaborate with architects... 
    Senior
    Full time

    Nvidia

    Santa Clara, CA
    9 hours ago
  •  ...NVIDIA is seeking a Senior ASIC Design Engineer to join our Memory Subsystem Team in Santa Clara. You will collaborate with architects, verification, formal verification and physical design to deliver a world-class memory subsystem solution. You will own micro-architecture... 
    Senior

    NVIDIA

    Santa Clara, CA
    1 day ago
  • $150k - $250k

    Job Title: Senior ASIC Design EngineerJob Location: Santa Clara, CA or Boston, MACompensation: $1...  ...High-Speed I/O, AI Accelerator, Memory Subsystem DesignPosition OverviewWe are seeking a highly skilled Senior ASIC Design Engineer to lead the design and development of advanced... 
    Senior

    CyberCoders

    Santa Clara, CA
    2 days ago
  • $136k - $218.5k

     ...Cache Coherent Interconnects Design Team, you will be responsible...  ...Master’s Degree in Electrical Engineering, Computer Engineering or...  ...experience.5+ years of experience in processor or other related high-...  ...as is a deep understanding of ASIC design flow including RTL design... 
    Senior
    Full time

    Nvidia

    Santa Clara, CA
    1 day ago
  •  ...What you'll do As a founding Senior ASIC Design Verification Engineer, you will own verification of the...  ...verification planning and execution from subsystem to full chip. Collaborate with the...  ...validation on RISC-V or similar processors. Verification Leadership: A... 
    Senior
    Flexible hours

    Persimmons

    San Jose, CA
    1 day ago
  • $168k - $264.5k

     ...impact on the world.NVIDIA is seeking best-in-class ASIC Verification Engineers to verify the design and implementation of the world’s leading inference...  ...position, you will help to build the high-performance processor elements that implement programmable compute and... 
    Senior
    Full time

    Nvidia

    Santa Clara, CA
    4 days ago
  • $150k - $220k

     ...system that will fundamentally change the design, economics, manufacturing and service...  ...an experienced SoC Power Architecture Engineer to define, design, and implement power domain architectures for ASIC-based processor subsystems targeting satellite IoT connectivity applications... 
    Full time
    Work at office
    Immediate start
    Visa sponsorship
    Night shift

    E-Space

    Saratoga, CA
    12 days ago
  • $200k - $300k

     ...Senior ASIC Design Verification Engineer Join Ethernovia's team to make a lasting impact on the future of packet processor-centric networking solutions to support the real-time sensor, Physical AI, and control data demands of software-defined autonomy across vehicles... 
    Senior
    Flexible hours

    Ethernovia

    San Jose, CA
    5 days ago
  •  ...You will contribute to the ASIC (chip) design for high-performance network...  ...Physical Design teams, and product engineers to achieve first pass...  ...successful candidate will work with senior silicon design engineers....  ...RESPONSIBLITIES:Ethernet subsystem design and integrationSwitch... 
    Senior

    AMD

    Santa Clara, CA
    8 hours ago
  • $136k - $218.5k

    The clocks group is looking for a top-notch ASIC engineer to join the team. The Team is responsible for crafting all aspects of GPU and CPU clocking. The team collaborates with the front design team to understand the clocking requirements for the chip. The clocks team interacts... 
    Senior
    Full time
    Work experience placement

    Nvidia

    Santa Clara, CA
    4 days ago
  • $196k - $310.5k

    We are now looking for a Senior ASIC Floorplan Design Engineer!NVIDIA is seeking a talented ASIC Floorplan Engineer to design and implement the world’s leading SoC's and GPU's. This position offers you a unique opportunity to craft and to influence the design and development... 
    Senior
    Full time

    Nvidia

    Santa Clara, CA
    3 days ago
  • $168k - $264.5k

    We are now looking for a Senior ASIC Design Engineer to join our DFT team!NVIDIA has continuously reinvented itself over two decades. Our invention of the GPU in 1999 sparked the growth of the PC gaming market, redefined modern computer graphics, and revolutionized parallel... 
    Senior
    Full time

    Nvidia

    Santa Clara, CA
    2 days ago
  • $136k - $218.5k

     ...world. This is our life’s work, to amplify human inventiveness and intelligence.We are now looking for a motivated Senior ASIC Physical Design Engineer, Netlisting to join our dynamic and growing team. If you want to challenge yourself and be a part of something great... 
    Senior
    Full time
    Shift work

    Nvidia

    Santa Clara, CA
    8 hours ago
  • $163k - $236k

    Participate in the physical design of complex blocks.Contribute to the design and closure...  ...qualifications:Bachelor's degree in Electrical Engineering, Computer Engineering, Computer Science,...  ...within AI/ML-driven systems.As an ASIC Physical Design Engineer, you will collaborate... 
    Senior
    Worldwide

    Google

    Sunnyvale, CA
    2 days ago
  • $168k - $264.5k

    We are now looking for a Senior ASIC Design Engineer.NVIDIA is seeking ASIC Design Engineers to implement the world’s leading SoC's and GPU's. This position offers the opportunity to have real impact in a multifaceted, technology-focused company impacting product lines... 
    Senior
    Full time
    Work experience placement

    Nvidia

    Santa Clara, CA
    4 days ago
  • $240k - $333k

     ...Senior Staff CPU Cache Subsystem Design Engineer Share Senior Staff CPU Cache Subsystem Design Engineer corporate_fare Google place Austin, TX, USA...  .... ~ Experience leading technical teams for modern processor subsystems with high speed, lower power design. ~... 
    Senior
    Worldwide

    Google LLC

    Mountain View, CA
    7 hours ago
  • As a Senior ASIC Physical Design Engineer, you will execute synthesis, place-and-route, and static timing analysis for SoC partitions, working closely with RTL, architecture, and DFT teams. You will resolve timing, EM/IR, and physical verification issues, drive block-level... 
    Senior

    Arrow Electronics

    San Jose, CA
    4 days ago
  •  ...Qualcomm Technologies, Inc. in Santa Clara, California is seeking a Physical Design Engineer to contribute across ASIC/SoC projects, including floorplanning, CTS, and low-power strategies. The role involves executing the full physical design flow, collaborating with cross... 
    Senior

    QUALCOMM, Inc.

    Santa Clara, CA
    1 day ago
  • $213k - $287.5k

    Annapurna Labs designs silicon and software that accelerates...  ...We’re looking for an ASIC Design Eengineer to...  ....- Integrate multiple subsystems into top level SOC,...  ...and mentorship. Our senior members enjoy one-on-one...  ...members develop your engineering expertise so you feel... 
    Senior
    Local area
    Flexible hours

    Amazon

    Cupertino, CA
    4 days ago
  • $168k - $264.5k

    NVIDIA is seeking ASIC Design Engineers with experience in agentic AI to help design and implement the world's leading SoC's and GPU's. As part of NVIDIA's "AI for chip design" team, you will have the opportunity to tap into the unlimited potential of AI and change the... 
    Senior
    Full time
    Work experience placement

    Nvidia

    Santa Clara, CA
    1 day ago
  • $200k - $290k

     ...workloads with ultra high-speed inference.About The Role:As a senior front-end design engineer, you will be a key part of the world-class team designing...  ...Timing Analysis is a plus.Experience managing external ASIC vendor through product development cycle.Location: Sunnyvale... 
    Senior
    Remote work

    Cerebras Systems

    Sunnyvale, CA
    2 days ago
  •  ...TypeContract Experience: 5-12+ Years Responsibilities Verify CPU subsystem and standard interfaces using SystemVerilog/UVM. Develop...  ...management, and exception handling. Execute regressions, debug RTL/design issues, and drive functional and code coverage closure.... 
    Senior

    ACL Digital

    San Jose, CA
    8 hours ago
  •  ...aiming to build a healthy and motivated team to drive technological advancements. Responsibilities: Lead ASIC front-end physical design and engineering workflow development for generative AI inference products. Guide and assist colleagues in improving frontend... 
    Senior
    Full time

    Anysilicon

    Sunnyvale, CA
    20 hours ago
  • $156.4k - $253k

     ...outcomes. Job Summary About the Role Join our ASIC team and help deliver the digital logic...  ...firewall platforms. You will own module design from specification through silicon bring‑...  ...‑class verification and physical‑design engineers to hit aggressive performance, power, and... 
    Senior
    Full time
    Work at office

    Palo Alto Networks, Inc.

    Santa Clara, CA
    3 days ago
  •  ...Opportunity: In this leadership role, you will lead ASIC front-end physical design and associated engineering workflow development for Tensordyne’s multimodal...  ...generative AI inference acceleration products. As a valued senior member of our ASIC team, you will guide and assist... 
    Senior
    Full time
    Remote work
    Flexible hours

    Tensordyne

    Sunnyvale, CA
    2 days ago
  • $129.2k - $209k

     ...solving, stronger relationships, and the kind of precision that drives great outcomes.Job SummaryYour Career As a Design Verification engineer on the ASIC team, you will ensure that the ASICs in our groundbreaking next-generation firewall products meet or exceed industry... 
    Senior
    Full time
    Casual work
    Work at office

    Palo Alto Networks

    Santa Clara, CA
    1 day ago
  • NVIDIA Corporation in Santa Clara, CA, seeks ASIC Design Engineers with experience in agentic AI to design and implement world-leading SoCs and GPUs. Join the AI for chip design team and tap into AI's potential to transform chip design. You will develop RTL in Verilog,... 
    Senior

    NVIDIA Corporation

    Santa Clara, CA
    3 days ago
  • NVIDIA in Santa Clara, CA, seeks a Senior Digital Design Engineer for its NVLink Fusion AI infrastructure SoC team. You will analyze architectural...  .... A bachelor's or master's in EE/CE with 5+ years of relevant ASIC experience and experience with #J-18808-Ljbffr NVIDIA
    Senior

    NVIDIA

    Santa Clara, CA
    4 days ago
  • Palo Alto Networks, Inc. is seeking an experienced ASIC design professional to own frontend design from spec to silicon bring-up for our next‑gen firewall platforms. You will work with verification and physical‑design teams to hit aggressive performance, power, and schedule... 
    Senior

    Palo Alto Networks, Inc.

    Santa Clara, CA
    3 days ago
  • NVIDIA Corporation is seeking an ASIC Design Engineer for our Santa Clara, CA team. You will implement GPU sub-system modules, perform architectural trade-offs, and deliver fully verified RTL designs meeting timing and power goals. Requirements include a Master’s in Electrical... 
    Senior

    NVIDIA Corporation

    Santa Clara, CA
    3 days ago

Do you want to receive more vacancies?

Subscribe and receive similar vacancies to Senior ASIC Design Engineer - Processor Subsystem. Be the first to apply!