Sign up to access all features of our service.
  • Job search
  • Favorites
  • Create a CV
    New
  • Salaries
  • Subscriptions

Design Verification Engineer

$150k - $250k

Actalent

Job Description

Job Description

Description

Design Verification Engineer Role Overview We are seeking Design Verification Engineers to support the development of an advanced, high-performance SoC platform. This role will work across architecture, RTL, software, and systems engineering to validate complex digital IP and full-chip functionality. You will be responsible for ensuring the design meets functional, performance, reliability, and system requirements, from individual hardware blocks through full hardware/software integration. This is a strong opportunity for engineers who enjoy debugging complex systems, identifying corner cases, and working across multiple areas of SoC development. Responsibilities Develop verification plans and strategies for complex SoC blocks and subsystems. Build and maintain verification environments using SystemVerilog, UVM, C/C++, assertions, coverage methodologies, and formal verification techniques. Partner with architects and RTL engineers to establish coverage targets, test plans, and functional requirements. Verify areas such as compute engines, memory subsystems, caches, interconnects, processors, DMA, and control logic. Perform hardware/software co-verification involving firmware, drivers, runtime software, and operating system interactions. Validate performance, latency, bandwidth, QoS, and real-time behavior across different workloads. Develop assertions, scoreboards, checkers, testbenches, and verification automation. Support emulation, FPGA-based validation, and pre-silicon software development. Investigate failures and perform root-cause analysis across hardware and software. Support post-silicon debug and system-level issue resolution. Improve verification efficiency through automation and modern engineering tools. Required Qualifications Experience in digital design verification for complex ASIC or SoC designs. Strong knowledge of SystemVerilog and UVM. Experience with verification programming or modeling using C/C++. Understanding of computer architecture, microarchitecture, and digital design fundamentals. Experience with assertions, functional coverage, constrained-random verification, and coverage closure. Familiarity with formal verification methodologies. Knowledge of one or more areas such as processors, accelerators, caches, memory systems, interconnects, or DMA architectures. Strong debugging and root-cause analysis skills. Ability to collaborate across architecture, design, software, and systems teams. Preferred Qualifications Experience with functional safety standards such as ISO 26262, IEC 61508, IEC 61511, or ISO 13849. Background working with AI/ML accelerators or edge-compute silicon. Experience with robotics, autonomous platforms, industrial systems, or other embedded compute environments. Experience validating real-time, latency-sensitive, or QoS-driven systems. Background in hardware/software co-verification or system-level validation. Familiarity with performance analysis, profiling, or workload characterization. Experience with emulation or FPGA prototyping. Relevant experience may come from areas including CPUs, GPUs, AI accelerators, networking silicon, storage, automotive/ADAS, robotics, aerospace/defense, or safety-critical computing.

Skills

Design verification, Verilog, Design

Top Skills Details

Design verification,Verilog

Experience Level

Intermediate Level

Job Type & Location

This is a Permanent position based out of Santa Clara, CA.

Pay and Benefits

The pay range for this position is $150000.00 - $250000.00/yr.

Individual compensation offered for this position within this range will depend on many factors, including qualifications, skills, relevant experience, job knowledge, geographic location, internal equity, and other pertinent job-related factors.

Eligibility requirements apply to some benefits and may depend on your job classification and length of employment. Benefits are subject to change and may be subject to specific elections, plan, or program terms. If eligible, the benefits available for this role may include the following: Medical, dental & vision Critical Illness, Accident, and Hospital 401(k) Retirement Plan Pre-tax and Roth post-tax contributions available Life Insurance (Voluntary Life & AD&D for the employee and dependents) Short and long-term disability Health Spending Account (HSA) Transportation benefits Employee Assistance Program Time Off/Leave (PTO, Vacation or Sick Leave)

Job Type & Location

This is a Permanent position based out of Santa Clara, CA.

Application Deadline

This position is anticipated to close on Nov 18, 2026.

Workplace Type

This is a fully onsite position in Santa Clara,CA.

About Actalent

Actalent is a global leader in engineering and sciences services and talent solutions. We help visionary companies advance their engineering and science initiatives through access to specialized experts who drive scale, innovation and speed to market. With a network of almost 20,000 consultants and 5,000 clients across the U.S., Canada, Asia and Europe, Actalent serves many of the Fortune 500. We are proud to be an Engineering News-Record (ENR) Top 500 Design Firm for our engineering design services and a ClearlyRated Best of Staffing® winner for both client and talent service.

The company is an equal opportunity employer and will consider all applications without regard to race, sex, age, color, religion, national origin, veteran status, disability, sexual orientation, gender identity, genetic information or any characteristic protected by law.

If you would like to request a reasonable accommodation, such as the modification or adjustment of the job application process or interviewing process due to a disability, please email View email address on ziprecruiter.com for other accommodation options.

San Francisco Fair Chance Ordinance: Pursuant to the San Francisco Fair Chance Ordinance, for all positions located in the city and county of San Francisco, we will consider for employment qualified applicants with arrest and conviction records.

Massachusetts Lie Detector: It is unlawful in Massachusetts to require or administer a lie detector test as a condition of employment or continued employment. An employer who violates this law shall be subject to criminal penalties and civil liability.

Use of Artificial Intelligence (AI): We may use Artificial Intelligence (AI) to support parts of our hiring process, including sourcing, screening, and evaluating candidates. AI helps assess applications and qualifications, but final decisions are made by our hiring team. By applying, you acknowledge and agree that your application may be reviewed using AI tools.

Vacancy posted 1 day ago
Similar jobs that could be interesting for youBased on the Design Verification Engineer in Santa Clara, CA vacancy
  •  ...JOB DESCRIPTION Change the world. Love your job. As a Digital IC Design Engineering intern, you'll architect new TI products and make our customers' visions a reality. You'll define, design, model, implement and document analog, digital, and RF integrated circuits... 
    Suggested
    Internship
    Visa sponsorship

    Texas Instruments

    Santa Clara, CA
    3 days ago
  •  ...GPU Physical Verification Design Engineer Do you love creating elegant solutions to highly complex challenges? Do you intrinsically see the importance in every detail? As part of our Silicon Technologies group, you’ll help design and manufacture our next‑generation... 
    Suggested

    Apple Inc.

    Santa Clara, CA
    1 day ago
  • $184.7k - $324.8k

     ...Wireless PHY Design Verification Engineer Join Apple's Wireless Connectivity team developing state-of-the-art WiFi SoCs that power hundreds of millions of Apple products worldwide. You'll be part of our vertically integrated organization shaping next-gen wireless technology... 
    Suggested
    Worldwide
    Relocation

    Apple Inc.

    Sunnyvale, CA
    1 day ago
  • $200k - $300k

     ...Role Overview We are looking for talented Design Verification Engineers to help verify and deliver Velaura's next generation Physical AI SoC. You will work closely with architects, RTL engineers, software engineers and system teams to establish confidence in the correctness... 
    Suggested
    Flexible hours

    Velaura

    Santa Clara, CA
    1 day ago
  • $184.7k - $324.8k

     ...infrastructure, and committed to continuous learning, this is the ideal place for you. Description As a Wireless MAC Design Verification Engineer, you’ll be instrumental in our WCS group’s verification initiatives, ensuring that our products incorporate cutting‑edge... 
    Suggested
    Relocation

    Apple, Inc.

    Sunnyvale, CA
    1 day ago
  • $150.4k - $277.6k

     ...bring passion and dedication to our job and when you are a part of that team there's no telling what you could accomplish. Design Verification Engineers at Apple are responsible for verifying the functionality and performance of Apple’s premier SOCs. This is a critical job... 
    Relocation

    Apple, Inc.

    Sunnyvale, CA
    1 day ago
  • $200k - $300k

     ...Santa Clara, CA Silicon – DV / Full-time / On-site Role Overview We are looking for talented Design Verification Engineers to help verify and deliver Velaura's next generation Physical AI SoC. You will work closely with architects, RTL engineers... 
    Full time
    Flexible hours

    Auradine

    Santa Clara, CA
    3 days ago
  • $150k - $250k

     ...Role Overview We are looking for talented Design Verification Engineers to help verify and deliver Velaura’s next-generation Physical AI SoC. In this role, you will work closely with architects, RTL engineers, software engineers, and system teams to verify complex hardware... 
    Flexible hours

    Velaura AI, Inc.

    Santa Clara, CA
    2 days ago
  • $184.7k - $324.8k

     ...detail? As part of our Silicon Technologies group, you’ll help design and manufacture our next-generation, high-performance, power...  ...things they love with their devices. The DFT Design Verification Engineer will be on a team which is responsible for the complete DFT... 
    Relocation

    Apple

    Cupertino, CA
    1 day ago
  • $167.7k - $245.2k

     ...Because full product development—from design to qualification to production—is within...  ...Participate in the ASIC design verification for Cisco high-end switching products....  ...in electrical/computer science/computer engineering/related degree and 7+ years of related... 
    Full time
    Temporary work
    Local area
    Flexible hours

    Cisco

    San Jose, CA
    5 days ago
  •  ...Design Verification Engineer Location: Santa Clara, CA Duration: Long term Experience: 8-15 Years Key Responsibilities Strong understanding of SystemVerilog (SV) and UVM and good debugging skills. Understanding of AMBA protocols. Understand design specs and develop test... 

    I-Flow

    Santa Clara, CA
    5 days ago
  • $130k - $192k

     ...Recruiting- 24 Years of Semiconductor Recruiting. Functional verification of complex designs. Responsible for verification from test planning, test...  ...Employment type Full-time Job function Job function Engineering and Design Industries Semiconductor Manufacturing Referrals... 
    Full time
    H1b

    Tara Technical Solutions (TTS)

    San Jose, CA
    1 day ago
  • $190k - $230k

     ...inference. Key Responsibilities Work with architects, designers, post silicon and software engineers to ensure a high-quality design that works for silicon. Develop and implement verification strategies, detailed tests and coverage plans based on micro-architecture... 

    Cerebras

    Sunnyvale, CA
    4 days ago
  •  ...Position: Design Verification Engineer (Einfochips) Job Description: Experience: 6+ Years Location: San Jose CA Job Description: What candidate will Be Doing: At-least 6+ years of experience in System Verilog HVL and C++/C At... 
    Full time
    Temporary work
    Work at office

    Arrow ECS

    San Jose, CA
    3 days ago
  •  ...We are seeking a highly motivated Design Verification Engineer to join our Interface IP DV team . In this role, you will collaborate closely with architects, designers, and external vendors to ensure that architecture requirements are fully implemented across IP subsystems... 

    7Rays Semiconductors

    San Jose, CA
    5 days ago
  • $122.7k - $214.3k

     ...Wireless SOC Design Verification Engineer Apple’s N1 wireless chip powers connectivity across every new iPhone — and its successor is already taking shape. As a Wireless SOC Verification Engineer, you’ll own your verification scope end-to-end — starting with a well... 
    Relocation
    Night shift

    Apple

    Sunnyvale, CA
    3 days ago
  •  ...collaborate, contribute, and revolutionize AI silicon and system. Description We are looking for an experienced design verification engineer to join our SoC team at Baidu’s Sunnyvale office. The successful candidate will be a motivated self-starter who will... 
    Work at office

    Baidu

    Sunnyvale, CA
    4 days ago
  •  ...Job Description – Senior Design Verification Engineer Experience: 3-10 Years Location: Bangalore / Ahmedabad / Pune / Hyderabad Job Overview: We are seeking an experienced and highly skilled Senior Design Verification Engineer with 3-10 years of hands-on experience in... 

    Eximietas Design LLC

    San Jose, CA
    5 days ago
  •  ...Join to apply for the Design Verification Engineer role at Quest Global Quest Global delivers world‑class end‑to‑end engineering solutions by leveraging deep industry knowledge and digital expertise. The company solves complex challenges across aerospace & defense, automotive... 
    Full time

    QuEST Global

    San Jose, CA
    1 day ago
  •  ...Position: Design Verification Engineer (eInfochips Inc) Job Description: What You'll Be Doing: Strong SV/UVM expertise AXI/NOC/Ethernet/PCIe/UCIe Switch expertise is needed CPU ARM/RISC-V with C knowledge Regression & Coverage Closure... 
    Full time
    Temporary work
    Work at office
    Night shift

    Arrow ECS

    San Jose, CA
    3 days ago
  • $100k

     ...problems. We are growing our team and looking for contributors of all seniorities. Tenstorrent is seeking a SoC Physical Design Verification Engineer to drive full-chip signoff and ensure manufacturable, high-quality silicon across advanced technology nodes. You’ll lead... 
    Permanent employment

    Tenstorrent

    Santa Clara, CA
    4 days ago
  • $100k

     ...problems. We are growing our team and looking for contributors of all seniorities. Tenstorrent is looking for a Mid Core Design Verification Engineer to help verify the next generation of high-performance RISC-V CPU cores. You’ll work closely with CPU architects, RTL... 
    Permanent employment

    Tenstorrent

    Santa Clara, CA
    4 days ago
  • $121.9k - $195k

     ...important power efficiency. We are looking for engineers that want to create new designs that can evolve rapidly over the next several generations...  ...architecture definition, RTL coding, simulation/verification, synthesis, timing closure, and silicon validation are... 
    Full time
    Local area
    Worldwide

    Broadcom Corporation

    San Jose, CA
    2 days ago
  • $150.4k - $277.6k

     ...bring passion and dedication to our job and when you are a part of that team there's no telling what you could accomplish. Design Verification Engineers at Apple are responsible for verifying the functionality and performance of Apple’s premier SOCs. This is a critical job... 
    Relocation

    Apple

    Cupertino, CA
    4 days ago
  •  ...Interface Design Verification EngineerLooking for engineers with strong protocol expertise to verify industry-standard interface IPs such as PCIe, DDR, Ethernet, USB, etc.Key Responsibilities:Verify interface IPs for protocol compliance and robustnessDevelop UVM testbenches... 

    SWITS DIGITAL Private Limited

    San Jose, CA
    5 days ago
  • $105.65k - $149.15k

     ...role you will be part for the Server SoC Design Validation team, working on next-...  ...limited to: Performs functional logic verification and emulation validation of an integrated...  ...degree in electrical or computer science, Engineering or related field. Related coursework/technical... 
    Internship
    Local area
    Immediate start
    Shift work

    Intel

    Santa Clara, CA
    5 days ago
  • $105.65k - $149.15k

     ...As an IP Design Verification Engineer, you will be responsible for ensuring the quality and functionality of critical IP designs through rigorous verification processes. Using industry-standard tools and methodologies, you will create and execute test plans, identify... 
    Internship
    Local area
    Immediate start
    Shift work

    Intel

    Santa Clara, CA
    5 days ago
  • $180.2k - $297.2k

    ## GPU Design Verification Engineer (GCDV)Applyremote type: On-sitelocations: 3655 N 1st St, San Jose, CA, USA: 3900 N Capital of Texas Hwy, Austin, TX, USAtime type: Full timeposted on: Posted 30+ Days Agotime left to apply: End Date: June 30, 2026 (30+ days left to apply... 
    Hourly pay
    Full time
    Relocation

    Samsung Electronics Perú

    San Jose, CA
    3 days ago
  • $119.8k - $258k

     ...We are looking for a Design Verification Engineer to support SoC-level verification of advanced high-speed and security IP. This role involves close collaboration with design and architecture teams to verify complex digital systems. Responsibilities Develop and execute... 
    Full time

    Sintegra

    Sunnyvale, CA
    4 days ago
  • $147k - $220k

     ...Invent the future with us. Ampere is a semiconductor design company for a new era, leading the future of computing with an innovative...  ..., and edge applications. About The Role As a SoC Design Verification Engineer, you will contribute to our cutting-edge AI compute... 
    Local area

    Ampere

    Santa Clara, CA
    4 days ago

Do you want to receive more vacancies?

Subscribe and receive similar vacancies to Design Verification Engineer. Be the first to apply!