Sign up to access all features of our service.
  • Job search
  • Favorites
  • Create a CV
    New
  • Salaries
  • Subscriptions

ASIC Physical Design Engineer II (Full Time) - United States

$125.7k - $203.1k

Cisco Systems, Inc

Please note this posting is to advertise potential job opportunities. This exact role may not be open today but could open in the near future. When you apply, a Cisco representative may contact you directly if a relevant position opens.

Applications accepted until further notice.

Meet the Team

The Silicon One team creates innovative hardware platforms central to the AI era, powering Cisco’s core Switching, Routing, and Wireless products for organizations globally. Our innovations in silicon, optics, and hardware platforms are shaping the technology industry. We’re a global team of creative experts, bringing our unique backgrounds and bold ideas to push boundaries and help each other grow. Because full product development—from design to qualification to production is within our team, we’re able to think differently, experiment more, and work quickly. Join us to power the future of the digital world.

Your Impact

As a Physical Design Engineer, you will play a key role in the full RTL-to-GDSII implementation flow for advanced semiconductor nodes. You will optimize floor planning and timing, analyze and improve backend design flows, and collaborate across teams to ensure the successful delivery of high-performance networking chips. You will:

  • Own and drive RTL-to-GDSII implementation for advanced nodes (sub-16nm to 3nm).
  • Define and execute hierarchical floor planning, place and route, clock and power distribution, and timing convergence strategies.
  • Perform static timing analysis (STA), setup reviews, and sign-offs for multi-mode/multi-corner designs; develop automated scripts within STA tools.
  • Implement and manage timing ECO strategies using tools like Tweaker/PrimeTime.
  • Analyze quality and efficiency gaps, recommend tool, flow, and methodology improvements.
  • Collaborate with RTL, DFT, EDA vendors, and tool owners to drive design and implementation efficiency.
  • Evaluate and implement new timing methodologies; provide creative debugging solutions.
  • Contribute to best practices and drive methodology alignment across projects.

Minimum Qualifications

Meet one of the following (completed within the past 3 years or expected to be completed within the next 12 months):

  • A Master's degree with 0 years of work experience; or
  • A Bachelor's degree with 2 years of work experience.
  • Qualifying education and work experience should be in ASIC Physical Design, ASIC design, engineering or a related field.
  • Foundational knowledgeof ASIC physical design and implementation flows gained through academic projects, internships, or relevant coursework.
  • Understanding of physical design concepts, including floor planning, clock tree synthesis, power distribution, and I/O planning.
  • Exposure to the physical design lifecycle, including logic synthesis, placement, routing, and basic timing closure.

Preferred Qualifications

  • Proficiency in scripting languagessuch as Python, Tcl, or Perl for task automation and data analysis.
  • Hands-on experience with industry-standard EDA tools(e.g., Cadence Innovus, Synopsys ICC2, or Synopsys Design Compiler) through lab work or internships.
  • Familiarity with physical verification processes(DRC/LVS) using tools such as Mentor Calibre or Synopsys ICV.
  • Exposure to static timing analysis concepts and tools, such as PrimeTime.

Why Cisco?

At Cisco, we’re revolutionizing how data and infrastructure connect and protect organizations in the AI era – and beyond. We’ve been innovating fearlessly for 40 years to create solutions that power how humans and technology work together across the physical and digital worlds. These solutions provide customers with unparalleled security, visibility, and insights across the entire digital footprint.

Fueled by the depth and breadth of our technology, we experiment and create meaningful solutions. Add to that our worldwide network of doers and experts, and you’ll see that the opportunities to grow and build are limitless. We work as a team, collaborating with empathy to make really big things happen on a global scale. Because our solutions are everywhere, our impact is everywhere.

We are Cisco, and our power starts with you.

Message to applicants applying to work in the U.S. and/or Canada:

Individual pay is determined by the candidate's hiring location, market conditions, job-related skillset, experience, qualifications, education, certifications, and/or training. The full salary range for certain locations is listed below. For locations not listed below, the recruiter can share more details about compensation for the role in your location during the hiring process.

U.S. employees are offered benefits, subject to Cisco’s plan eligibility rules, which include medical, dental and vision insurance, a 401(k) plan with a Cisco matching contribution, paid parental leave, short and long-term disability coverage, and basic life insurance. Please see the Cisco careers site to discover more benefits and perks. Employees may be eligible to receive grants of Cisco restricted stock units, which vest following continued employment with Cisco for defined periods of time.

U.S. employees are eligible for paid time away as described below, subject to Cisco’s policies:

  • 10 paid holidays per full calendar year, plus 1 floating holiday for non-exempt employees
  • 1 paid day off for employee’s birthday, paid year-end holiday shutdown, and 4 paid days off for personal wellness determined by Cisco
  • Non-exempt employees** receive 16 days of paid vacation time per full calendar year, accrued at rate of 4.92 hours per pay period for full-time employees
  • Exempt employees participate in Cisco’s flexible vacation time off program, which has no defined limit on how much vacation time eligible employees may use (subject to availability and some business limitations)
  • 80 hours of sick time off provided on hire date and each January 1st thereafter, and up to 80 hours ofunused sick timecarried forwardfrom one calendar yearto the next
  • Additional paid time away may be requested to deal with critical or emergency issues for family members
  • Optional 10 paid days per full calendar year to volunteer

For non-sales roles, employees are also eligible to earn annual bonuses subject to Cisco’s policies.

Employees on sales plans earn performance-based incentive pay on top of their base salary, which is split between quota and non-quota components, subject to the applicable Cisco plan. For quota-based incentive pay, Cisco typically pays as follows:

  • .75% of incentive target for each 1% of revenue attainment up to 50% of quota;
  • 1.5% of incentive target for each 1% of attainment between 50% and 75%;
  • 1% of incentive target for each 1% of attainment between 75% and 100%; and
  • Once performance exceeds 100% attainment, incentive rates are at or above 1% for each 1% of attainment with no cap on incentive compensation.

For non-quota-based sales performance elements such as strategic sales objectives, Cisco may pay 0% up to 125% of target. Cisco sales plans do not have a minimum threshold of performance for sales incentive compensation to be paid.

The applicable full salary ranges for this position, by specific state, are listed below:

New York City Metro Area:

$125,700.00 - $203,100.00

Non-Metro New York state & Washington state:

$111,700.00 - $180,800.00

* For quota-based sales roles on Cisco’s sales plan, the ranges provided in this posting include base pay and sales target incentive compensation combined.

** Employees in Illinois, whether exempt or non-exempt, will participate in a unique time off program to meet local requirements.

#J-18808-Ljbffr

Vacancy posted 3 days ago
Similar jobs that could be interesting for youBased on the ASIC Physical Design Engineer II (Full Time) - United States in San Jose, CA vacancy
  • $125.7k - $203.1k

     ...grow. Because full product development—from design to qualification...  ...Your Impact As a Physical Design Engineer, you will play...  ...planning and timing, analyze and improve...  ...should be in ASIC Physical Design...  ...stock units, which vest following...  ...position, by specific state, are listed... 
    Full time
    Temporary work
    Work experience placement
    Internship
    Local area
    Flexible hours

    CISCO Systems

    San Jose, CA
    1 day ago
  • $125.7k - $203.1k

     ...other grow. Because full product development—from design to qualification...  ...Impact As an ASIC Engineer, you will play a...  ...across the physical and digital worlds...  ...restricted stock units, which vest following...  ...periods of time.U.S. employees are...  ..., by specific state, are listed below... 
    Full time
    Temporary work
    Work experience placement
    Local area
    Flexible hours

    CISCO Systems

    San Jose, CA
    12 hours ago
  • $198k - $336k

    Principal Design Engineer | Micron Technology # Single...  ..., California, United States of AmericaApply...  ...where cutting‐edge ASIC design meets high...  ...works across the full silicon lifecycle...  ...verification, physical design, and system...  ...meet performance, timing, and quality goals... 
    Full time
    Local area
    Immediate start

    Micron Technology, Inc.

    San Jose, CA
    1 day ago
  • Physical Design Engineer II (eInfochips Inc) - Logo### Physical Design Engineer II (eInfochips Inc)Apply...  ...San Jose, California: Austin, Texas: Full time: Posted Yesterday: R246498# **...  ...stage experience* RTL2PD Design Engineer(ASIC)* MUST HAVE : RTL Synthesis, Constraint... 
    Full time
    Temporary work
    Work at office

    Arrow Electronics

    San Jose, CA
    2 days ago
  • $120k - $252k

    Sr Design Engineer | Micron TechnologyChange the world through...  ...Jose, California, United States of AmericaApply NowFind...  ...cost, reliability, and time‐to‐market. **Minimum Qualifications...  ...and device physics and analog/mixed-...  ...it could pay for this full-time position is:$120,... 
    Full time
    Local area
    Immediate start

    Micron Technology, Inc.

    San Jose, CA
    2 days ago
  • $160k - $275k

     ...as allowed by physics, bringing the world...  ...physical design engineers to join our team...  ...equivalency, extraction, timing, power...  ...experience in ASIC Physical Design...  ...salary for this full-time position is...  ...under federal, state or local laws,...  ...to work in the United States and work... 
    Full time
    Daily paid
    Work experience placement
    Local area
    Remote work
    Monday to Friday
    Flexible hours

    MatX Inc.

    Mountain View, CA
    1 day ago
  • $155k - $222.6k

     ...other grow. Because full product development—from design to qualification...  ...world.Your ImpactAs a Physical Design Engineer, you will play a...  ...planning and timing, analyze and improve...  ...restricted stock units, which vest following...  ..., by specific state, are listed below:... 
    Full time
    Temporary work
    Local area
    Flexible hours

    CISCO Systems

    San Jose, CA
    3 days ago
  • $176k - $298k

    ## Principal Design Automation EngineerSan Jose, California, United States of AmericaApply NowFind...  .../Principal Design Engineer in the NVE Design...  ...schematics into the full chip schematics,...  ...measurable cycle-time reduction.* **Collaborate...  ...and device physics and analog/mixed-signal... 
    Full time
    Local area
    Immediate start

    Micron Technology, Inc

    San Jose, CA
    1 day ago
  • $116k - $189.75k

    ASIC Physical Design Engineer, Netlisting - New College Grad 2026# CAREERS AT NVIDIA## ASIC Physical Design Engineer, Netlisting - New College Grad 2026Apply: US, CA, Santa Clara: US, TX, Austin: Full time: Posted Yesterday: JR2017681NVIDIA has been transforming computer... 
    Full time

    NVIDIA Corporation

    Santa Clara, CA
    12 hours ago
  • $173.61k - $246k

     ...JR110505 Semiconductor Design Engineer Our vision is to transform...  ...system integration and full-chip and block-level...  ..., APR and full timing closure as well as development...  ...language; Digital ASIC design methodology;...  ...by applicable federal, state, or local laws. #J-18... 
    Full time
    Local area
    Relocation
    Overseas

    Micron Technology, Inc.

    San Jose, CA
    1 day ago
  •  ...We’re seeking engineers who are energized...  ...cutting‑edge ASIC design and distributed...  ...multiple U.S. states and six countries...  ...coverage. Define timing constraints for...  ...and work with Physical Design...  ...residing within the United States. We offer...  ...) for regular full‑time exempt... 
    Full time
    Remote work
    Flexible hours

    Cornelis Networks, Inc.

    San Jose, CA
    1 day ago
  • $249.24k - $348.93k

    Sr ASIC Design Engineer - TeraWave### Sr ASIC Design Engineer -...  ...Texas: Cupertino, CA: Full time: Posted Yesterday: R7...  ...)* Experience with physical design flows and industry...  ...combination of power unit and trailer that...  ...protected by federal, state, and/or local law. Blue... 
    Full time
    Permanent employment
    Temporary work
    Local area
    Remote work

    Blue Origin

    Cupertino, CA
    3 days ago
  • $190k - $246k

    ## Staff Datapath Design EngineerSan Jose, California, United States of AmericaApply NowFind out how well you match...  ...Bachelor’s degree in Electrical Engineering, Computer Science or a related field...  ...estimates it could pay for this full-time position is $190,000.00- $246,00... 
    Full time
    Local area
    Immediate start

    Micron Technology, Inc.

    San Jose, CA
    4 days ago
  • $145k - $246k

    ## Staff Design EngineerSan Jose, California, United States of AmericaApply NowFind out how well you...  ...than ever.As a Staff Design Engineer at Micron, you will play...  ...at block, subsystem, and full chip level* Facilitate...  ...could pay for this full-time position is:$145,000.00 -... 
    Full time
    Local area
    Immediate start

    Micron Technology, Inc.

    San Jose, CA
    1 day ago
  • $136k - $218.5k

     ...Coherent Interconnects Design Team, you will be...  ...for the physical design of CPU on-chip...  ...implementation, synthesis and timing closure while...  ...in Electrical Engineering, Computer Engineering...  ...understanding of ASIC design flow...  ...Santa Clara; US, OR, HillsboroType: Full time
    Full time

    Nvidia

    Santa Clara, CA
    2 days ago
  • $136k - $218.5k

     ...are now looking for a motivated Senior ASIC Physical Design Engineer, Netlisting to join our dynamic and...  ...at block level, cluster level, and/or full chip level, with a focus on netlist-related...  ...of physical design, such as driving timing convergence, timing constraints... 
    Full time
    Shift work

    Nvidia

    Santa Clara, CA
    1 day ago
  • $176.6k - $247.3k

     ...responsible for the design and...  ...for block and full-chip level static timing analysis• Write...  ...teamwork with other physical design engineers as well as with...  ...Understanding of ASIC Physical Design...  ...follow all federal, state, and local laws...  ...stock units (RSUs). Final compensation... 
    Full time
    Local area
    Flexible hours

    Amazon

    Cupertino, CA
    12 hours ago
  • $160k - $275k

     ...efficiently as allowed by physics, bringing the...  ...silicon physical design engineers to join our team...  ...equivalency, extraction, timing, power estimation,...  ...experience in ASIC Physical...  ...base salary for this full-time position is determined...  ...under federal, state or local laws,... 
    Full time
    Daily paid
    Work experience placement
    Work at office
    Local area
    Remote work
    Monday to Friday
    Flexible hours

    MatX

    Mountain View, CA
    3 days ago
  • $164.47k - $232.19k

     ...every single day to design and manufacture...  ...Impact:As a GPU Physical Design Engineer, you will play a...  ...place and route, timing analysis, and verification...  ....Experience with ASIC design flows such...  ...:Shift 1 (United States of America)...  ...Clara; US, Oregon, HillsboroType: Full time
    Full time
    Internship
    Local area
    Immediate start
    Worldwide
    Shift work

    Intel

    Santa Clara, CA
    4 days ago
  • $167.7k - $245.2k

     ...experience for ASIC engineers by combining the...  ...in the ASIC design verification for...  ...blocks/clusters or full chip level for...  ...across the physical and digital worlds...  ...stock units, which vest following...  ...defined periods of time. U.S. employees...  ..., by specific state ~ NewYorkCity... 
    Full time
    Temporary work
    Local area
    Flexible hours

    Cisco Systems, Inc

    San Jose, CA
    1 day ago
  • $186k - $407k

     ...ever.Principal ASIC Design EngineerAbout the...  ...ASIC Design Engineer, you will be the...  ...senior team — united around the goal...  ...blocks, defining timing constraints,...  ...interfaces, and control state machines — in...  ...and modes.Physical Design InterfaceServe...  ...with full front-to-back implementation... 
    Full time
    For contractors
    Local area
    Immediate start

    Micron

    San Jose, CA
    3 days ago
  • $167.7k - $245.2k

     ...grow. Because full product development—from design to qualification...  ...ImpactAs an ASIC Design Verification Engineer, you will play...  ...Simulations with timing annotation on...  ...across the physical and digital worlds...  ...stock units, which vest following...  ..., by specific state, are listed... 
    Full time
    Temporary work
    Local area
    Flexible hours

    CISCO Systems

    San Jose, CA
    1 day ago
  • $170k - $230k

     ...Sr. SOC/ASIC Physical Design Engineer (Silicon Engineering) Sunnyvale, CA SpaceX...  ...generation, place and route, timing, noise, physical verification...  ...FinFET and CMOS solid state physics Knowledge of CMOS...  ...U.S. citizen or national, (ii) U.S. lawful, permanent resident... 
    Permanent employment
    Temporary work
    Worldwide
    Weekend work

    SpaceX

    Sunnyvale, CA
    1 day ago
  • $175.5k - $195k

     ...organizations to unlock the full potential of...  ...a Tech Lead Engineer to drive front-end digital design for high-performance switch ASICs that enable rack...  ...synthesis, timing, verification, DFT, and physical implementation....  ...to work in the United States. Preferred Qualifications... 
    Flexible hours

    Astera Labs, Inc.

    San Jose, CA
    12 hours ago
  • $156.4k - $253k

     ...Alto Networks®, we’re united by a shared mission—...  ...work from the office full time, with flexibility when...  ...the Role Join our ASIC team and help deliver...  ...You will own module design from specification through...  ...verification and physical‑design engineers to hit aggressive... 
    Full time
    Work at office

    Palo Alto Networks, Inc.

    Santa Clara, CA
    4 days ago
  • $185k - $240k

     ...organizations to unlock the full potential of modern AI. Astera...  ...are looking for Principal Design Engineers with experience developing...  ...silicon products for Switch ASIC, Networking applications and...  ...service, participated in a United States military operation for which... 
    For contractors
    Immediate start
    Flexible hours

    Astera Labs

    San Jose, CA
    4 days ago
  • $185k - $240k

     ...Labs enables organizations to unlock the full potential of modern AI. Astera Labs’...  ...AI infrastructure. As a Principal Physical Design Engineer, you will own the backend implementation...  ...largest AI clusters - driving floorplan, timing, power, and signoff decisions that... 
    Flexible hours

    Astera Labs, Inc.

    San Jose, CA
    4 days ago
  • $124.3k - $186.5k

    ## CPU Low Power RTL Design EngineerSanta Clara, California, United States of AmericaApply NowFind out...  ..., Inc.## **Job Area:**Engineering Group, Engineering...  ...principles along with timing and power implications....  ...techniques.* Understanding the physical implementation of RTL... 
    Work from home

    QUALCOMM, Inc.

    Santa Clara, CA
    4 days ago
  • $143.8k - $230k

     ...Note:1. If you are a first time user, please create your candidate...  ....Job Description:Principal Physical Design Engineer, STA — ASIC Products Division (APD)...  ...San Jose, CAPosition Type: Full-TimeWho We Are — Physical...  ...protected by federal, state, or local law. We will also... 
    Full time
    Local area

    Broadcom

    San Jose, CA
    12 hours ago
  • $143.8k - $230k

     ...the Role Broadcom’s ASIC Products Division (APD...  ...for a Principal Physical Design Engineer to lead physical design...  ...tree synthesis (CTS), timing closure, and signoff across...  ...Responsibilities Full-Flow Implementation: Lead...  ...protected by federal, state, or local law. We... 
    Full time
    Local area

    8413 LSI Corporation

    San Jose, CA
    4 days ago

Do you want to receive more vacancies?

Subscribe and receive similar vacancies to ASIC Physical Design Engineer II (Full Time) - United States. Be the first to apply!