Sign up to access all features of our service.
  • Job search
  • Favorites
  • Create a CV
    New
  • Salaries
  • Subscriptions

Distinguished Technologist, ASIC Design Architect

Hewlett Packard Enterprise

Distinguished Technologist, ASIC Design Architect This role has been designed as ‘’Onsite’ with an expectation that you will primarily work from an HPE office. Who We Are: Hewlett Packard Enterprise is the global edge-to-cloud company advancing the way people live and work. We help companies connect, protect, analyze, and act on their data and applications wherever they live, from edge to cloud, so they can turn insights into outcomes at the speed required to thrive in today’s complex world.Our culture thrives onfinding new and better ways to accelerate what’s next.We know varied backgrounds are valued and succeed here. We have the flexibility to manage our work and personal needs.We make bold moves, together, and are a force for good. If you are looking to stretch and grow your career our culture will embrace you.Open up opportunities with HPE. Job Description: Distinguished Technologist, ASIC Design Architect We are seeking an experienced ASIC Design Architect to own the hardware architecture, microarchitecture, and successful delivery of complex ASICs from concept through tape‑out and silicon bring‑up. The ideal candidate combines deep system and RTLexpertisewith both hands‑on technical experienceandcross‑functional leadership. This role will define requirements, partition function into silicon blocks, lead microarchitecture and implementation strategy, and drive tradeoffs for performance, power,areaand schedule. Key responsibilities Define system and chip-level architecture based on product requirements (throughput, latency, features, power, area, cost). Translate system/network/software requirements into microarchitecture, block partitioning, interfaces, and verification strategy. Architect high-performancedatapaths, control planes, memory subsystems, and I/O (SerDes/PCIe/Ethernet/DDR/HBM) to meet PPA targets. Mentor and grow engineering teams; promote architecture best practices and cross-discipline communication. Balance technical decisions with schedule,riskand business priorities; present tradeoffs and roadmaps to stakeholders. Must-have qualifications Bachelor’s or master’sdegree in electrical engineering, ComputerEngineeringor related field 15+ years of ASIC design experience with progressive ownership of architecture/microarchitecture; proven record of tape‑out(s). Strongdatapathand system architecture skills: packet pipelines or equivalenthigh-throughputstreamingarchitectures, buffering,arbitrationand QoS/scheduling. Experience integrating high-speed SerDes/PHY, MAC/PCS, and external memory controllers (DDR/HBM) and familiarity with signal integrity/clocking issues. Excellent cross-functional communication skills; ability to drive tradeoffs with product management, firmware, verification,PDand foundry teams. Nice-to-have Prior experience indatacenterswitching/routing ASICs Patents or publications in ASIC architecture or networking silicon. Behavioral & leadership expectations Able to set vision and translate it into deliverable milestones and measurable success criteria. Strong collaborator: leads cross‑functional teams, negotiates priorities, and escalates risks early. Mentorsengineers,conductsarchitecture and design reviews, and codifies architecture patterns and best practices. Results-oriented:deliversunderschedulepressure, balances technical excellence with pragmatic tradeoffs. What We Can Offer You: Health & Wellbeing We strive to provide our team members and their loved ones with a comprehensive suite of benefits that supports their physical, financial and emotional wellbeing. Personal & Professional Development We also invest in your career because the better you are, the better we all are. We have specific programs catered to helping you reach any career goals you have — whether you want to become a knowledge expert in your field or apply your skills to another division. Unconditional Inclusion We are unconditionally inclusive in the way we work and celebrate individual uniqueness. We know varied backgrounds are valued and succeed here. We have the flexibility to manage our work and personal needs. We make bold moves, together, and are a force for good. Let’s Stay Connected: Follow @HPECareers on Instagram to see the latest on people, culture and tech at HPE.

  • unitedstates
  • executive, #networking
Job: Engineering Job Level: TCP_07 The expected salary/wage range for this position is provided below. Actual offer may vary from this range based upon geographic location, work experience, education/training, and/or skill level. – United States of America: Annual Salary USD 183,000 - 365,000 in Massachusetts // 183,000 - 389,500 in California The listed salary range reflects base salary. Variable incentives may also be offered. Information about employee benefits offered in the US can be found at HPE is an Equal Employment Opportunity/ Veterans/Disabled/LGBT employer. We do not discriminate on the basis of race, gender, or any other protected category, and all decisions we make are made on the basis of qualifications, merit, and business need. Our goal is to be one global team that is representative of our customers, in an inclusive environment where we can continue to innovate and grow together. Please click here: Equal Employment Opportunity. Hewlett Packard Enterprise is EEO Protected Veteran/ Individual with Disabilities. HPE will comply with all applicable laws related to employer use of arrest and conviction records, including laws requiring employers to consider for employment qualified applicants with criminal histories. #J-18808-Ljbffr Hewlett Packard Enterprise

Vacancy posted 3 days ago
Similar jobs that could be interesting for youBased on the Distinguished Technologist, ASIC Design Architect in Sunnyvale, CA vacancy
  • $174.05k - $278.45k

    Distinguished Technologist, Edge AI Architect Description Job Summary The next era of AI will be built local, more secure, more mobile, and closer to the...  ...inputs from the runtime through to model management. Design scalable on-device lifecycle management frameworks — including... 
    Suggested
    Full time
    Contract work
    Temporary work
    Work experience placement
    Local area
    Relocation
    Flexible hours
    Shift work

    HP

    Palo Alto, CA
    3 days ago
  • Hewlett Packard Enterprise is seeking an experienced Distinguished Technologist to own hardware architecture, microarchitecture and delivery of complex ASICs from concept to tape‑out and silicon bring‑up. The role combines deep system/RTL expertise with cross‑functional... 
    Suggested

    Hewlett Packard Enterprise

    Sunnyvale, CA
    3 days ago
  • $240k - $300k

    Job Title: Sr. ASIC/SoC ArchitectJob Location: San Jose, CA or Irvine, CACompensation: $240K - $300K base Depending on experience...  ...OverviewWe are seeking a highly skilled Sr. ASIC/SoC Architect to lead the design and development of advanced System on Chip (SoC) architectures... 
    Suggested
    Flexible hours
    Night shift

    CyberCoders

    Santa Clara, CA
    1 day ago
  • $169k - $338k

     ...OfficePosition Summary...What you'll do...Role summary: The Distinguished Architect will lead architecture for critical Wibey components like...  ...scale. The architect will set direction on agentic system design, multi-provider LLM routing, and platform reliability, while... 
    Suggested
    Full time
    Temporary work
    Part time

    Walmart

    Sunnyvale, CA
    1 day ago
  • $320k

    We are now looking for a Distinguished Resiliency and Safety Architect, GPU Diagnostics! Today, NVIDIA is tapping into the unlimited potential of AI to define...  ...to self-driving cars and robots.What you'll be doing:Design, develop, and maintain diagnostics software suite to... 
    Suggested
    Full time
    Remote work

    Nvidia

    Santa Clara, CA
    1 day ago
  • $200k - $300k

    Job Title: Principal ASIC Architect - Memory Systems & AI InterconnectsJob Location: Santa Clara, CA or Boston, MACompensation: $200K - $30...  ...Principal ASIC Architect to lead architecture and system-level design of memory subsystems and AI interconnects for next-generation... 

    CyberCoders

    Santa Clara, CA
    30 minutes ago
  • Distinguished Technologist, Private Cloud AI - Applied & Agentic AIThis role has been designed as 'Hybrid' with a requirement that you will work on average 2 days per week from...  ...Cloud AI group, you are a hands‑on senior architect and AI leader who defines and delivers the... 
    Full time
    Work experience placement
    Work at office
    Local area
    Immediate start
    2 days per week

    Hewlett Packard Enterprise

    San Jose, CA
    22 hours ago
  • Distinguished Technologist, Distributed Systems & Agentic Query OptimizationThis role has been designed as ‘Hybrid’ with an expectation that you will work on average 2 days per week...  ...suite. This senior technical role will architect and build large‑scale distributed systems... 
    Full time
    Work experience placement
    Work at office
    Local area
    Immediate start
    2 days per week

    Hewlett Packard Enterprise

    San Jose, CA
    2 days ago
  • Senior Distinguished Technologist - Pre-Sales AI & Data Center Networking This role has been designated as ‘Remote/Teleworker’, which means you will primarily work from home.Who...  ...What You’ll Do Act as a primary technical architect early in complex sales cycles, working... 
    Full time
    Work experience placement
    Local area
    Immediate start
    Remote work
    Work from home

    Hewlett Packard Enterprise

    San Jose, CA
    3 days ago
  •  ...looking for a seasoned engineer to develop test strategies and DFT solutions for ASICs and 2.5D SiPs. The ideal candidate will have over 15 years of experience, focusing on innovative designs with strong collaboration skills. This role requires expertise in ASIC... 

    Hewlett Packard Enterprise Development LP

    Sunnyvale, CA
    1 day ago
  • $258k - $294k

    Taara is seeking a Principal Analog/Mixed-Signal ASIC Engineer in Sunnyvale, CA, to work on groundbreaking optical communication systems. You will lead efforts in ASIC design, aiming to deliver high-quality integrated modules and contribute to the team’s drive for innovation... 

    Taara

    Sunnyvale, CA
    4 days ago
  • QFocus Technologies LLC seeks a Senior DFT Engineer to define, architect, and execute robust Design-for-Test strategies for high-performance SoCs/ASICs. You will collaborate with front-end, physical, verification, and product teams to maximize test coverage and yield.... 

    QFocus Technologies LLC

    Sunnyvale, CA
    1 day ago
  •  ...Description We are seeking an experienced Hardware Architect to lead the architecture, design, and development of next-generation high-performance...  ...Cross-Functional Collaboration Partner closely with ASIC, FPGA, Firmware, Mechanical, Manufacturing, Validation,... 
    Temporary work
    Remote work
    Flexible hours
    Shift work

    Sandisk

    Milpitas, CA
    6 days ago
  • Cerebras Systems builds the world's largest AI chip, 56 times larger than GPUs. This architecture allows Cerebras to deliver industry-leading training and inference speeds; over 10 times faster than GPU-based hyperscale cloud inference services. This order of magnitude ...

    Cerebras Systems

    Sunnyvale, CA
    1 day ago
  •  ...Distinguished Technologist Mechanical Engineer (Network Infrastructure)This role has been designed as "Onsite" with an expectation that you will primarily work from an HPE office.Hewlett Packard Enterprise is the global edge-to-cloud company advancing the way people live... 
    Work at office
    Local area
    Immediate start

    Hewlett Packard Enterprise Development LP

    Sunnyvale, CA
    2 days ago
  •  ...Piper Companies is seeking a Principal Hardware Architect in the San Jose, CA area to lead architecture and design of high-speed, high-power networking boards and support ASIC bring-up. This onsite role calls for a senior electrical engineering leader who can guide complex... 

    Jobleads-US

    San Jose, CA
    2 days ago
  •  ...forward. Job Description In this AI/ML ASIC Architecture position, you will develop...  ...Accelerator product.  As an AI/ML ASIC Architect you will help drive new architecture...  ...communication skills to collaborate with design and product planning with an eye towards... 
    Temporary work
    Remote work
    Flexible hours
    Shift work
    Night shift

    Sandisk

    Milpitas, CA
    6 days ago
  • $2,000 per month

     ...hardware for frontier intelligence. We co-design chips, racks, software, and manufacturing...  ...We are seeking a talented Computer Architect to join our architecture team and contribute...  ...of experience in computer architecture, ASIC design, or related fields ~ Strong understanding... 
    Work at office
    Relocation package

    Etched

    San Jose, CA
    14 days ago
  • SpaceX is seeking a Principal DFT Engineer (Silicon Engineering) to lead DFT architecture design for next-generation ASICs used in Starlink and space systems. You will collaborate with cross-disciplinary teams across systems, firmware, design, validation, and ASIC implementation... 

    SPACE EXPLORATION TECHNOLOGIES CORP

    Palo Alto, CA
    4 days ago
  • $156k - $229k

    A leading tech company in Sunnyvale, CA, is seeking a Mid-level Design Verification Engineer. In this role, you will shape cutting-edge TPU technology for AI/ML applications. You will be responsible for verifying complex digital designs, collaborating with design teams... 

    Google Inc.

    Sunnyvale, CA
    3 days ago
  • Cerebras is looking for a senior role focused on performance analysis for AI architecture in Sunnyvale, California. As part of Cerebras, you'll work on the world’s largest AI chip, contributing to groundbreaking advancements in AI technology. Responsibilities include translating...

    Cerebras

    Sunnyvale, CA
    1 day ago
  • SpaceX is seeking a Principal DFT Engineer (Silicon Engineering) to lead the design‑for‑test efforts for Starlink ASICs. You will drive DFT architecture, scan insertion, memory and logic‑BIST, and work with RTL, gate netlists, and Siemens Tessent tools across cross‑functional... 

    Future Ventures

    Palo Alto, CA
    5 days ago
  • Cerebras Systems, Inc. in Sunnyvale, California is seeking an experienced individual to translate high-level architecture specifications into micro-architecture feature requirements. The successful candidate will have at least a Masters or PhD in Electrical or Computer ...

    Cerebras Systems, Inc.

    Sunnyvale, CA
    4 days ago
  •  ...a Principal DFT Engineer (Silicon Engineering) to lead the implementation and optimization of DFT architectures for next-generation ASICs used in space and ground infrastructure. You will own ATPG methodologies, validate scan insertion readiness, and integrate DFT fabrics... 

    SpaceX

    Palo Alto, CA
    4 days ago
  • $168k - $258.75k

     ...creativity and intelligence.NVIDIA is looking for a Product Architect to help define & design SoC- and GPU-based products and drive hardware/software feature improvements through collaboration with the ASIC/System/SW teams.What you'll be doing:Participate in every facet... 
    Full time

    Nvidia

    Santa Clara, CA
    4 days ago
  • $142.8k - $274.8k

     .... We are looking for a Principal Silicon Architect to join the team. #SCHIE ResponsibilitiesProvide...  ...leadership throughout all phases of ASIC and SoC development, with primary focus...  ...identify system bottlenecks early in the design cycle. Collaborate closely with hardware,... 
    Ongoing contract
    Permanent employment
    Work at office
    Local area
    Worldwide
    Night shift
    3 days per week

    Microsoft

    Mountain View, CA
    30 minutes ago
  • $184k - $287.5k

    NVIDIA’s GPU Architecture Group is looking for architects to contribute to the design of our proprietary profiler subsystem, the apparatus embedded in...  ...experience.3+ years of relevant computer architecture, ASIC design/verification, or software development experience.... 
    Full time
    Remote work

    Nvidia

    Santa Clara, CA
    2 days ago
  • $100k

     ...platforms, networking, and semiconductors. Our diverse team of technologists have developed a high performance RISC-V CPU from scratch,...  ...looking for contributors of all seniorities.As a CPU Chiplet Architect at Tenstorrent, you will define the architecture for next-generation... 
    Permanent employment

    Tenstorrent

    Santa Clara, CA
    30 minutes ago
  • $164.47k - $232.19k

    Job Details:Job Description: Position OverviewDefines, architects, and documents verification strategy and methodologies for implementing and verifying the pre-silicon design in the most optimal manner. Architects testbenches and develops Universal Verification Methodology... 
    Full time
    Local area
    Immediate start
    Shift work

    Intel

    Santa Clara, CA
    3 days ago
  • $232k - $368k

     ...thermal architecture. We are the Silicon Co-Design Group (SCG). We identify, own, and drive...  ...System Power Management and Performance Architect who operates at the ambiguous boundary...  ...technical authority across architecture, ASIC, board/platform, and firmware teams. You... 
    Full time
    Immediate start

    Nvidia

    Santa Clara, CA
    1 day ago

Do you want to receive more vacancies?

Subscribe and receive similar vacancies to Distinguished Technologist, ASIC Design Architect. Be the first to apply!