Sign up to access all features of our service.
  • Job search
  • Favorites
  • Create a CV
    New
  • Salaries
  • Subscriptions

ASIC Design Verification Engineer

$152.5k - $219.2k

Cisco

The application window is expected to close on: 07/10/2026

Job posting may be removed earlier if the position is filled or if a sufficient number of applications are received .

Meet the Team

The Common Hardware Group (CHG) creates innovative hardware platforms central to the AI era, powering Cisco's core Switching, Routing, and Wireless products for organizations globally. Our innovations in silicon, optics, and hardware platforms-like Silicon One-are shaping the technology industry. We're a global team of creative experts, bringing our unique backgrounds and bold ideas to push boundaries and help each other grow. Because full product development-from design to qualification to production-is within our team, we're able to think differently, experiment more, and work quickly. Join us to power the future of the digital world.

Your Impact

As an ASIC Design Verification Engineer, you will play a critical role in developing Cisco's revolutionary data center solutions. You'll architect and develop DV infrastructure, create and execute comprehensive test plans, and ensure robust verification and coverage for complex chips. Your collaboration with designers, architects, and software teams will help guarantee seamless integration and optimal performance of Cisco's hardware platforms. You will:

  • Architect, develop, and maintain block, cluster, and top-level Design Verification (DV) environment infrastructure.

  • Build DV environments from scratch for block and cluster levels.

  • Develop, implement, and enhance test plans and tests for block and cluster verification, using both constraint-random and directed stimulus.

  • Ensure comprehensive verification coverage through code and functional coverage implementation and review.

  • Qualify RTL design by running Gate Level Simulations on netlists.

  • Collaborate with designers, architects, and software teams to debug issues during post-silicon bring-up and integration.

  • Support design testing in emulation environments.

Minimum Qualifications

  • Bachelors degree + 5 years of ASIC experience, or Masters degree+ 3 years of ASIC experience, or PhD + 0 years of related experience.

  • Experience in System Verilog and UVM methodology.

  • Hands-on experience building reusable and scalable test benches from scratch.

  • Experience with scripting using Perl and/or Python.

Preferred Qualifications

  • Experience with forwarding logic, parsers, or P4.

  • Experience using emulation platforms such as Veloce, Palladium, Zebu, or HAPS.

  • Knowledge of formal verification tools (e.g., IEV or VC Formal).

  • Domain knowledge in one or more protocols such as PCIe, CXL, Ethernet, RDMA, DDR, or TCP.

Why Cisco?

At Cisco, we're revolutionizing how data and infrastructure connect and protect organizations in the AI era - and beyond. We've been innovating fearlessly for 40 years to create solutions that power how humans and technology work together across the physical and digital worlds. These solutions provide customers with unparalleled security, visibility, and insights across the entire digital footprint.

Fueled by the depth and breadth of our technology, we experiment and create meaningful solutions. Add to that our worldwide network of doers and experts, and you'll see that the opportunities to grow and build are limitless. We work as a team, collaborating with empathy to make really big things happen on a global scale. Because our solutions are everywhere, our impact is everywhere.

We are Cisco, and our power starts with you.

Message to applicants applying to work in the U.S. and/or Canada:

The starting salary range posted for this position is $152,500.00 to $219,200.00 and reflects the projected salary range for new hires in this position in U.S. and/or Canada locations, not including incentive compensation*, equity, or benefits.

Individual pay is determined by the candidate's hiring location, market conditions, job-related skillset, experience, qualifications, education, certifications, and/or training. The full salary range for certain locations is listed below. For locations not listed below, the recruiter can share more details about compensation for the role in your location during the hiring process.

U.S. employees are offered benefits, subject to Cisco's plan eligibility rules, which include medical, dental and vision insurance, a 401(k) plan with a Cisco matching contribution, paid parental leave, short and long-term disability coverage, and basic life insurance. Please see the Cisco careers site to discover more benefits and perks. Employees may be eligible to receive grants of Cisco restricted stock units, which vest following continued employment with Cisco for defined periods of time.

U.S. employees are eligible for paid time away as described below, subject to Cisco's policies:

  • 10 paid holidays per full calendar year, plus 1 floating holiday for non-exempt employees

  • 1 paid day off for employee's birthday, paid year-end holiday shutdown, and 4 paid days off for personal wellness determined by Cisco

  • Non-exempt employees** receive 16 days of paid vacation time per full calendar year, accrued at rate of 4.92 hours per pay period for full-time employees

  • Exempt employees participate in Cisco's flexible vacation time off program, which has no defined limit on how much vacation time eligible employees may use (subject to availability and some business limitations)

  • 80 hours of sick time off provided on hire date and each January 1st thereafter, and up to 80 hours of unused sick time carried forward from one calendar year to the next

  • Additional paid time away may be requested to deal with critical or emergency issues for family members

  • Optional 10 paid days per full calendar year to volunteer

For non-sales roles, employees are also eligible to earn annual bonuses subject to Cisco's policies.

Employees on sales plans earn performance-based incentive pay on top of their base salary, which is split between quota and non-quota components, subject to the applicable Cisco plan. For quota-based incentive pay, Cisco typically pays as follows:

  • .75% of incentive target for each 1% of revenue attainment up to 50% of quota;

  • 1.5% of incentive target for each 1% of attainment between 50% and 75%;

  • 1% of incentive target for each 1% of attainment between 75% and 100%; and

  • Once performance exceeds 100% attainment, incentive rates are at or above 1% for each 1% of attainment with no cap on incentive compensation.

For non-quota-based sales performance elements such as strategic sales objectives, Cisco may pay 0% up to 125% of target. Cisco sales plans do not have a minimum threshold of performance for sales incentive compensation to be paid.

The applicable full salary ranges for this position, by specific state, are listed below:

New York City Metro Area:

$152,500.00 - $252,000.00

Non-Metro New York state & Washington state:

$135,800.00 - $224,400.00

  • For quota-based sales roles on Cisco's sales plan, the ranges provided in this posting include base pay and sales target incentive compensation combined.

** Employees in Illinois, whether exempt or non-exempt, will participate in a unique time off program to meet local requirements.

Cisco is an Affirmative Action and Equal Opportunity Employer and all qualified applicants will receive consideration for employment without regard to race, color, religion, gender, sexual orientation, national origin, genetic information, age, disability, veteran status, or any other legally protected basis.

Cisco will consider for employment, on a case by case basis, qualified applicants with arrest and conviction records.

Vacancy posted 5 days ago
Similar jobs that could be interesting for youBased on the ASIC Design Verification Engineer in San Jose, CA vacancy
  • $165k - $241.4k

     ...help each other grow. Because full product development—from design to qualification to production—is within our team, we're able...  ...digital world. Your Impact Set vision and strategy for ASIC verification methodology and execution across multiple programs and... 
    Suggested
    Full time
    Temporary work
    Local area
    Flexible hours

    Webex Events (formerly Socio)

    San Jose, CA
    3 days ago
  • $106.4k - $172.15k

     ...Design Verification Engineer At Palo Alto Networks®, we're united by a shared mission—to protect our digital way of life. We thrive at the intersection...  .... Your Career As a Design Verification engineer on the ASIC team, you will ensure that the ASICs in our groundbreaking... 
    Suggested
    Full time
    Casual work
    Work at office

    Palo Alto Networks

    Santa Clara, CA
    5 days ago
  • $165k - $241.4k

     ...help each other grow. Because full product development-from design to qualification to production-is within our team, we're able...  ...digital world. Your Impact Set vision and strategy for ASIC verification methodology and execution across multiple programs and product... 
    Suggested
    Full time
    Temporary work
    Local area
    Flexible hours

    Cisco

    San Jose, CA
    17 hours ago
  •  ...ASIC Design Verification Engineer Our client is building the first latency optimized SoC for their industry. Using its proven AI accelerator designs, we are targeting best in class latency with order of magnitude improvements for years to come. Low Latency has become... 
    Suggested
    Night shift

    Sql Pager LLC

    Sunnyvale, CA
    5 days ago
  •  ...Avicena Asic Design Verification Engineer Avicena is a privately held company developing microLED based ultra-low power high bandwidth interconnects for chip-to-chip communications. This technology will revolutionize High-Performance (HPC) and Cloud computing, as well... 
    Suggested

    Avicena Tech

    Sunnyvale, CA
    3 days ago
  • $138k - $198k

     ...Qualifications Bachelor's degree in Electrical Engineering, Computer Engineering, Computer Science...  .... 4 years of experience with design verification. Experience in verifying digital logic at RTL using SystemVerilog/UVM for ASICs. Preferred qualifications Master's degree... 
    Full time
    Worldwide

    Google Inc.

    Sunnyvale, CA
    1 day ago
  • $200k - $300k

     ...Senior ASIC Design Verification Engineer Join Ethernovia's team to make a lasting impact on the future of packet processor-centric networking solutions to support the real-time sensor, Physical AI, and control data demands of software-defined autonomy across vehicles... 
    Flexible hours

    Ethernovia

    San Jose, CA
    3 days ago
  • NVIDIA Gruppe is seeking a Low Power Design/Verification ASIC Engineer for New College Grad 2026 in Santa Clara, California. This role involves collaboration with architecture, design, and software teams to establish power-management solutions for NVIDIA’s advanced products... 

    NVIDIA Gruppe

    Santa Clara, CA
    4 days ago
  • $91.2k - $152k

     ...Candidate Account, please Sign-In before you apply. Job Description: We are looking for highly skilled and efficient Design Verification engineers that want to verify new designs that can evolve rapidly over the next several generations in a very dynamic market using... 
    Local area

    Broadcom Corporation

    San Jose, CA
    2 days ago
  • $110k - $300k

     ...devices to data centers. Our talented team of engineers and industry-leading executives drives...  .... Responsibilities Collaborate with design engineers and architects to define, document...  ...detailed test plans for the SoC design verification Build and maintain infrastructure/... 

    TETRAMEM INC

    San Jose, CA
    5 days ago
  • $116k - $166k

     ...products loved by millions worldwide, and leverage your design and verification expertise to verify complex digital designs, with a...  .... As an Application‑Specific Integrated Circuit (ASIC) Design Verification Engineer, you will be part of a team developing ASICs used to... 
    Worldwide

    Google Inc.

    Sunnyvale, CA
    1 day ago
  •  ...class team and play a critical role in making a global impact - we want to talk to you. What you’ll do: As a Senior ASIC Design Verification Engineer, you will be responsible for verifying critical blocks in the Persimmons inference chiplet that will run the smallest... 
    Full time
    Flexible hours

    Persimmons

    San Jose, CA
    more than 2 months ago
  • NVIDIA Gruppe in Santa Clara, California, is seeking a talented engineer to develop CAD software for high-performance chip design and verification. In this role, you’ll work with engineers, develop new methodologies, and co-develop EDA tools to meet NVIDIA's needs. Ideal... 

    NVIDIA Gruppe

    Santa Clara, CA
    4 days ago
  •  ...below: Architect block and full-chip verification environments using HVLs and constrained...  ...RTL and Gate simulations and work with design engineers to verify fixes. ○ Write diagnostics...  ...of FPGA prototype (pre-tapeout) and ASIC. ○ Replicate silicon bugs in simulation... 

    Mirafra Technologies

    San Jose, CA
    1 day ago
  •  ...We are looking for an adaptive, self-motivative design verification engineer to join our growing team. As a key contributor, you will be...  ...verification. Strong understanding of different phases of ASIC and/or full custom chip development is required. Experience... 
    Night shift

    Advanced Micro Devices , Inc.

    San Jose, CA
    5 days ago
  •  ...Design Verification Engineer Sunnyvale, CA Do you want to be part of the AI revolution? Do you want to think out of the box, thriving on challenges...  ...complex project. Advanced knowledge of standard ASIC design and verification flows, simulation and testbench development... 
    Work at office

    Baidu

    Sunnyvale, CA
    2 days ago
  •  ...and Oracle. THE PERSON: We are seeking a high-impact Design Verification Engineer with strong technical depth, ownership, and the ability to drive verification closure on complex, high-performance ASIC designs. The ideal candidate brings hands-on verification... 

    Advanced Micro Devices , Inc.

    Santa Clara, CA
    5 days ago
  •  ...Design Verification Engineer Location: Sunnyvale, CA Rate: 50/hr W2 Client is Microsoft Required: ~7+ years of ASIC verification experience ~ UVM/System Verilog ~ VCS simulator, Verdi ~2, 3 projects experience with UVM based testbench, coverage closure... 

    Omega Solutions

    Santa Clara, CA
    3 days ago
  • $2,000 per month

     ...cost and latency than a B200. With Etched ASICs, you can build products that would be...  ...‑tier investors and staffed by leading engineers, Etched is redefining the...  ...history. Job Summary We are seeking a Design Verification Engineer to join our Systems/Performance... 
    Work at office
    Relocation package

    ETCHED LLC

    San Jose, CA
    5 days ago
  • $2,000 per month

     ...cost and latency than a B200. With Etched ASICs, you can build products that would be...  ...-tier investors and staffed by leading engineers, Etched is redefining the...  .... Job Summary We are seeking a Design Verification Engineer to join our Internal IP DV team... 
    Work at office
    Relocation package
    Night shift

    ETCHED LLC

    San Jose, CA
    2 days ago
  • $141.91k - $269.1k

     ...Description: Performs functional verification of graphics logic components,...  ..., and display, to ensure design will meet specification...  ...degree in electronics, computer engineering or related engineering with 5...  ...verification experience working on ASIC, CPU or GPU Test Plan... 
    Internship
    Local area
    Immediate start
    Shift work

    Intel

    Santa Clara, CA
    4 days ago
  • $112.2k - $176k

     ...Position: Design Verification Engineer IV Job Description: What You'll Be Doing: Strong SV/UVM expertise AXI/NOC/Ethernet/PCIe/UCIe...  ...Responsible for architecting Verification Environment for ASIC SoC and providing verification support from defining verification... 
    Hourly pay
    Full time
    Temporary work
    Work experience placement
    Work at office
    Local area
    Night shift

    Arrow ECS

    San Jose, CA
    17 hours ago
  •  ...Overview: Job Title: Design Verification Engineer EICDV5235 Location: San Jose ,CA , Onsite Duration: Full Time 12+ years of experience...  ...changes in schedule, design etc. Qualifications: • B.E., B.TECH, M.E. M. TECH Skills: UVM,SOC,Verilog,ASIC
    Full time

    r2 Technologies, Inc.

    San Jose, CA
    17 hours ago
  • $2,000 per month

     ...cost and latency than a B200. With Etched ASICs, you can build products that would be...  ...-tier investors and staffed by leading engineers, Etched is redefining the...  ...history Job Summary We are seeking a Design Verification Engineer to join our Interface IP DV team... 
    Work at office
    Relocation package

    ETCHED LLC

    San Jose, CA
    3 days ago
  • $141.91k - $200.34k

     ...Intel IP Verification Engineer The world is transforming - and so is Intel. Here at Intel, we believe...  ...on earth. We work every single day to design and manufacture silicon products that...  ...(IP, tools, and methodologies), Custom ASIC (leveraging existing IP for custom... 
    Work experience placement
    Local area
    Shift work

    Intel

    Santa Clara, CA
    3 days ago
  • $122.44k - $232.19k

     ...improve lives worldwide. We design and manufacture advanced silicon...  ...to: Performs functional verification of mixed signal logic components...  ...'s Degree in Electrical Engineering, Computer Engineering, Computer...  ..., and methodologies), Custom ASIC (leveraging existing IP for custom... 
    Work experience placement
    Internship
    Local area
    Immediate start
    Worldwide
    Shift work

    Intel

    Santa Clara, CA
    4 days ago
  • $126.8k - $220.9k

    Wireless PHY Design Verification Engineer Join Apple's Wireless Connectivity team developing state-of-the-art WiFi SoCs that power hundreds of millions...  ..., DSP, or digital communication systems. Knowledge of ASIC verification flows with SystemVerilog / UVM including testbench... 
    Worldwide
    Relocation

    Apple Inc.

    Sunnyvale, CA
    5 days ago
  •  ...Details: Performs functional verification of graphics logic components,...  ...media, and display, to ensure design will meet specification...  ...degree in electronics, computer engineering, or related engineering with...  ...verification experience working on ASIC, CPU or GPU Test Plan... 
    Local area

    Intel Corporation

    Santa Clara, CA
    4 days ago
  • $181.1k - $318.4k

     ...is the ideal place for you. Description As a Wireless MAC Design Verification Engineer, you’ll be instrumental in our WCS group’s verification initiatives...  ...for candidates with hands‑on experience in the entire ASIC design verification cycle, preferably with expertise in... 
    Relocation

    Apple Inc.

    Sunnyvale, CA
    4 days ago
  • $126.8k - $220.9k

     ...technology from concept through production. As a Wireless Design Verification Engineer, you'll ensure first‑time‑right silicon success through sophisticated...  ...requirement of a bachelor’s degree. Experience with ASIC verification or complex digital IP development. Experience... 
    Worldwide
    Relocation

    Apple Inc.

    Sunnyvale, CA
    4 days ago

Do you want to receive more vacancies?

Subscribe and receive similar vacancies to ASIC Design Verification Engineer. Be the first to apply!