Sign up to access all features of our service.
  • Job search
  • Favorites
  • Create a CV
    New
  • Salaries
  • Subscriptions

Principal PLL Design Engineer

$150k - $250k

Celero Communications, Inc.

Principal PLL Design Engineer

Are you a PLL Design Engineer, who is seeking an amazing opportunity delivering disruptive High Speed Interconnect Technology to power next generation AI? We are looking for a High-Speed CMOS PLL Analog Design Engineer –who is excited to join a fast-growing Start-Up Company with a key role for expert in clocking circuits for next generation optical transceivers, high-speed SerDes, and ADC/DAC systems. Candidate will have the opportunity to architect and design PLLs for next generation transceivers.

What You Will Do

  • Understand trade-offs between different PLL topologies (e.g., integer-N, fractional-N, all-digital/ADPLL) to meet specifications for power, area, jitter, and frequency range
  • Architect, design and simulate analog/mixed-signal PLL building blocks (VCOs, charge pumps, dividers, PFDs, Loop Filters) at transistor level using tools like Cadence Virtuoso and Spectre
  • Address challenges in advanced node technologies, such as self-heating, electromigration, voltage-controlled oscillator (VCO) linearization and device-level noise optimization
  • Supervise and verify layouts produced by layout engineers to ensure floorplanning, matching, and parasitic minimization using advanced node technologies
  • Be responsible for PLL bring up in the lab, conducting performance characterization using state-of-the-art lab equipment
  • Conduct comprehensive system-level simulations and validation for PLL integration into advanced transceiver technologies

What You Will Bring

  • Master’s degree and/or PhD in Electrical Engineering or related fields with 5+ years of relevant experience in PLL design, and production level tape-out experience.
  • Must have extensive experience with advanced node technologies (16nm/12nm, 7nm, 5nm, 3nm, 2nm processes)
  • Deep understanding of phase noise analysis, VCO design, LDOs and supporting circuitry associated with PLLs
  • Proficient in cadence virtuoso, electromagnetic simulator (e.g., EMX/HFSS), and MATLAB for system-level modelling
  • Strong communication and documentation skills

Annual Base Salary Range: $150,000 - $250,000 (The final offer will be determined based on job-related skills, experience, qualifications, and location.)

#J-18808-Ljbffr

Vacancy posted 1 day ago
Similar jobs that could be interesting for youBased on the Principal PLL Design Engineer in San Jose, CA vacancy
  • $184.7k - $324.8k

     ...the ordinary, adjusting to the escalating complexity of SOC/PHY designs and multiplying projects within tight production schedules. Our...  ...Qualifications Technical Expertise:Demonstrated proficiency in PLL/FLL and frequency synthesis architecture and circuit design.... 
    Suggested
    Relocation

    Apple Inc.

    Cupertino, CA
    21 hours ago
  •  ...ROLE: We are seeking a highly motivated and experienced Staff Design Engineer to join our AECG Fabric team. In this role, you will lead and...  ...part of AMD's Programmable Logic Group, our global Clock/PLL team is responsible for implementing programmable clocking solutions... 
    Suggested

    Advanced Micro Devices, Inc.

    San Jose, CA
    21 hours ago
  •  ...Corporation has opportunities at various levels for the positions below.Job Titles (Job Codes)Mixed Signal Design Engineer (MSD10)Sr. Mixed Signal Design Engineer (SMSD10)Principal Mixed Signal Design Engineer (PMSD10)Job LocationSanta Clara, CaliforniaJob DutiesDevelop and... 
    Principal
    Permanent employment
    Full time
    Work at office
    Remote work

    Nvidia

    Santa Clara, CA
    5 days ago
  • $207k - $230k

     ...deploy tailored architectures to meet their unique infrastructure requirements. Discover more at As an Astera Labs STA Physical Design Engineer, Senior Principa l you will play a crucial role in driving the planning, coordination, and execution supporting the design of... 
    Principal
    Flexible hours

    Astera Labs

    San Jose, CA
    1 day ago
  •  ...finding sustainable solutions that will make an impact on both the climate and the new economy, we’d love to hear from you. Principal Design Engineer HYPERLUME Design San Jose, CA, USA About the role Team Credo is looking for a Principal Design Engineer... 
    Principal

    ArcTern Ventures

    San Jose, CA
    1 day ago
  • $154k - $286k

    ## Sr Principal Design EngineerApplylocations: SAN JOSEtime type: Full timeposted on: Posted Yesterdayjob requisition id: R54907## **At Cadence...  ...is an opportunity to join a dynamic team of experienced engineers developing physical IP for industry-standard high-speed... 
    Principal

    Cadence Design Systems

    San Jose, CA
    1 day ago
  •  ...Micron Technology is seeking a Principal ASIC Design Engineer to join its Interface Pathfinding team, which focuses on innovating memory and storage solutions. This role involves leading digital design efforts for high-speed interface technologies, ensuring seamless integration... 
    Principal

    Anysilicon

    San Jose, CA
    1 day ago
  • $182k - $319k

     ...at least one piece of hardware that we designed, developed, manufactured or service. Celestica...  ...and the top 3 non-X86 server providers engineering solutions for this generation and the...  ...the future together.The Senior Principal, Design Engineering will be responsible... 
    Principal
    Local area

    Celestica

    San Jose, CA
    2 days ago
  • $161k - $299k

     ...technical support to Cadence customers in the areas of Digital Design Implementation & Signoff including Synthesis, Place and Route,...  ...process improvement projects. Provide mentorship to junior engineers. Job Requirements Requires a BS or MS or PhD in EE with/or... 
    Principal

    Cadence Design Systems

    San Jose, CA
    1 day ago
  • $140k - $260k

     ....This is an opportunity to join a dynamic and growing team of engineers developing extremely high-speed wireline communications transceivers...  ...techniques. The candidate will collaborate with analog designers, digital designers, applications engineers, and marketing specialists... 
    Principal
    Full time
    Work at office

    Cadence Design Systems

    San Jose, CA
    5 days ago
  • $182.36k - $273.2k

     ...place to thrive, learn, and lead. Your Team, Your ImpactIn this role you’ll be a member of the Data Center Engineering business group. Our group owns the digital design of high performance mixed signal ICs used in high speed interconnects in hyperscaler data centers. These... 
    Principal
    Permanent employment
    Full time
    Internship
    Work from home

    Marvell

    Santa Clara, CA
    3 days ago
  • $154k - $286k

    ## Senior Principal Design Engineer-Palladium & Protium Customer SupportApply: SAN JOSE: Full time: Posted Today: End Date: December 31, 2026 (30+ days left to apply): R55242## **At Cadence, we hire and develop leaders and innovators who want to make an impact on the world... 
    Principal
    Full time

    Cadence Design Systems

    San Jose, CA
    1 day ago
  • $154k - $286k

     ...Development team and help shape the future of system-level chip design verification. In this highly visible, customer-facing role,...  ...platforms. You will bridge the gap between customers, Applications Engineering (AE), Product Engineering (PE), and R&D — develop impactful... 
    Principal

    Cadence Design Systems

    San Jose, CA
    5 days ago
  • $190k - $230k

     ...- $230,000.00 Salary/year, Job Purpose: Navitas Semiconductor is seeking a highly motivated and experienced analog / power IC design engineer to lead the architecture, design, and silicon execution of next-generation power management ICs. This role is hands-on and technical... 
    Principal
    Full time

    Navitas Semiconductor Usa

    San Jose, CA
    1 day ago
  • $180k - $282k

    Req ID: 138673 Region: Americas Country: USA State/Province: California City: San Jose SummaryThe Principal Engineer, Mechanical Design develops new mechanical systems and modules while maintaining existing designs. In this role, you will research mechanical concepts and... 
    Principal
    Work at office

    Celestica

    San Jose, CA
    3 days ago
  • $186k - $407k

     ...the world to learn, communicate and advance faster than ever.Principal ASIC Design EngineerAbout the RoleAt Micron, we transform how the world...  ...growing the team to execute.As the Principal ASIC Design Engineer, you will be the primary digital contributor on a deliberately... 
    Principal
    Full time
    For contractors
    Local area
    Immediate start

    Micron

    San Jose, CA
    4 days ago
  • $250.6k - $362.6k

     ...and help each other grow. Because full product development—from design to qualification to production—is within our team, we’re able...  ...analysis outputs.Minimum QualificationsBachelor’s degree in Engineering and 15+ years of ASIC related experience, Master’s degree in Engineering... 
    Principal
    Full time
    Temporary work
    Local area
    Flexible hours

    CISCO Systems

    San Jose, CA
    6 days ago
  • $280k

    RTL IC Design Engineer (Senior, Staff or Principal)Compensation:For Senior - up to approx $280k total comp ($120-160k base, 20% bonus + RSUs)For Staff - up to approx $400k total comp ($150-190k base, 25% bonus + RSUs)For Principal - up to approx $580k total comp ($180-2... 
    Principal

    CyberCoders

    San Jose, CA
    4 days ago
  • $176k - $298k

     ...Responsibilities Design and optimize TSV (Through-Silicon Via) interface circuits connecting memory die to logic die including...  ...and limitations. Qualifications BS or MS in Electrical Engineering with 8+ years of relevant experience in memory circuit design,... 
    Principal
    Local area

    1000 Micron Technology, Inc.

    San Jose, CA
    1 day ago
  • $176k - $298k

     ...transformation of information into intelligence, inspiring the world to learn, communicate and advance faster than ever.As a Principal Design Engineer in the NVE Design Engineering Core group at Micron Technology, Inc., you will contribute to the development of memory... 
    Principal
    Full time
    Local area
    Immediate start

    Micron

    San Jose, CA
    3 days ago
  •  ...Select how often (in days) to receive an alert: Senior Principal, Design Engineering Date: Aug 15, 2026 Location: San Jose, CA, US Summary We are seeking a high-impact, visionary Senior Principal AI Engineer to architect, design, and oversee the next... 
    Principal
    Temporary work
    Work at office
    Local area
    Worldwide
    Shift work

    Celestica Inc.

    San Jose, CA
    1 day ago
  •  ...accessible over time. That’s where we come in. We combine deep engineering expertise with global-scale manufacturing to deliver the...  ...of data.Job DescriptionESSENTIAL DUTIES AND RESPONSIBILITIES:Designer will be responsible for the design of high performance analog... 
    Principal
    Temporary work
    Immediate start
    Remote work
    Worldwide
    Flexible hours
    Shift work

    Western Digital

    San Jose, CA
    3 days ago
  • $210.87k - $329.86k

     ...Artificial Intelligence and intelligent automation across its Hardware Engineering organization to improve engineering productivity, reduce manual effort, accelerate development cycles, and improve design quality and first-time-right execution.We are seeking a senior AI... 
    Principal
    Temporary work
    Local area
    Worldwide
    Shift work

    Celestica

    San Jose, CA
    3 days ago
  • $231.44k - $282.88k

     ...solutions of tomorrow across every market segment of chip design, including artificial intelligence, machine learning,...  ...Job Description The Role: SiFive is looking for a principal‑level hardware engineer who is passionate about designing industry‑leading CPU and... 
    Principal
    Work experience placement
    Night shift

    SiFive, Inc.

    Santa Clara, CA
    1 day ago
  • $232k - $368k

     ...Make the choice and join us today!NVIDIA's Mixed-Signal Design (MSD) Photonics team is building the next generation of...  ...s most advanced AI supercomputers. We are looking for a Principal Photonics IC Design Engineer to serve as the technical lead owning our photonics integrated... 
    Principal
    Full time

    Nvidia

    Santa Clara, CA
    2 days ago
  • $181k - $361k

    ## Principal Design EngineerSan Jose, California, United States of AmericaApply NowFind out how well you match with this jobJob ID: JR104...  ...advance faster than ever.**Department Overview** The Non-Volatile Engineering Group (NVEG) at Micron develops memory products that are... 
    Principal
    Full time
    Local area
    Immediate start

    Micron Technology, Inc.

    San Jose, CA
    1 day ago
  •  ...Province: California City: San Jose SummaryJoin a world-class engineering group at Celestica focused on developing high-end cooling solutions...  ...for global thermal systems.Detailed DescriptionLead designs, conduct detailed analyses, set design strategy, and join department... 
    Principal
    Temporary work
    Work at office
    Local area
    Immediate start
    Worldwide
    Shift work

    Celestica

    San Jose, CA
    5 days ago
  • $198k - $336k

    Principal Design Engineer | Micron Technology # Single PositionChange the world through innovationView All Jobs## Principal Design EngineerSan Jose, California, United States of AmericaApply NowFind out how well you match with this jobJob IDJR102632**Our vision is to transform... 
    Principal
    Full time
    Local area
    Immediate start

    Micron Technology, Inc.

    San Jose, CA
    1 day ago
  •  ...future of AI and beyond. Together, we advance your career. THE ROLE:  We are looking for a dynamic, energetic Lead / Principal Systems Design Engineer to join our growing team. As a key contributor to the success of AMD’s product, you will be part of a leading team to... 
    Principal

    AMD

    San Jose, CA
    4 days ago
  • $198k - $248k

    ~ Compensation: USD 198,000 - USD 248,000 - yearly Job Description We are seeking a Principal Design Verification Engineer to provide technical leadership for verification of next-generation semiconductor memory interface products, including data buffer silicon... 
    Principal

    Renesas Electronics Corp.

    San Jose, CA
    1 day ago

Do you want to receive more vacancies?

Subscribe and receive similar vacancies to Principal PLL Design Engineer. Be the first to apply!