Sign up to access all features of our service.
  • Job search
  • Favorites
  • Create a CV
    New
  • Salaries
  • Subscriptions

Staff Engineer, PCIe PHY/Link Analysis

$163k - $253k

Samsung Semiconductor

Job Description

Job Description

Please Note:

To provide the best candidate experience amidst our high application volumes, each candidate is limited to 10 applications across all open jobs within a 6-month period. 

Advancing the World's Technology Together

Our technology solutions power the tools you use every day--including smartphones, electric vehicles, hyperscale data centers, IoT devices, and so much more. Here, you'll have an opportunity to be part of a global leader whose innovative designs are pushing the boundaries of what's possible and powering the future. 

We believe innovation and growth are driven by an inclusive culture and a diverse workforce. We're dedicated to empowering people to be their true selves. Together, we're building a better tomorrow for our employees, customers, partners, and communities.

At the Technology Enabling Development Lab (TED), our core development focus is the host interface firmware layer that sits in the intersection of system software and flash management firmware. This key host interface firmware technology drives Samsung's breakthrough V-NAND technology and enables our customers to power performance-oriented, demanding, enterprise-class applications ranging from hyper-scale data centers, to big data processing, to software defined virtualized storage arrays and infrastructures.

We are looking for a dynamic, self-motivated engineer to develop and support our cutting-edge Enterprise and Data Center SSD products. The ideal candidate will possess comprehensive expertise across the full PCIe protocol stack - from the Physical Layer (PHY) through the Data Link Layer and up to the Transaction/Transport Layer - with a proven track record in hardware/firmware design, protocol implementation, and complex link bring-up and debugging. 

What You'll Do

  • Protocol Stack Analysis: Understand PHY/Link architecture, implementation, and integration of the PCIe protocol stack from the Physical Layer through the Data Link Layer to the Transaction/Transport Layer, in collaboration with internal H/W teams and external vendors.
  • Link Bring-up & Training: Own LTSSM behavior, link training and equalization sequencing, PCIe enumeration, and configuration-space flows during device bring-up.
  • Transaction/Transport Layer: Analyze and validate TLP/DLLP handling, flow control, credit management, ordering rules, ACK/NAK and replay, error handling (AER), and end-to-end data integrity across the stack.
  • Debug & Optimization: Analyze and debug complex PHY, Link, and Transport layer issues during bring-up and sustaining stages of NVMe SSD products, from Gen1 to the latest generation (Gen7), covering protocol (LTSSM / PCIe enumeration) and PCIe feature-related issues.
  • Compliance & Standards: Participate in and support industry PHY/Link compliance tests, including PCI-SIG events.
  • Field Support: Provide onsite support for PHY/Link related tasks at customer sites and labs.
  • Travel: This position requires up to 25% business travel.

What You Bring

  • BS in Computer/Electrical/Electronic Engineering or Computer Science, and 8+ years of relevant experience in hardware or a MS in Computer/Electrical/Electronic Engineering or Computer Science with 5+ years of relevant experience is required.
  • Protocol Expertise: Deep proficiency with the PCIe protocol spanning the entire architecture from the Physical Layer through the Data Link Layer to the Transaction/Transport Layer.
  • Link Layer Mastery: Strong hands-on knowledge of LTSSM, link training/equalization, PCIe enumeration, flow control, replay/retry, and error handling (AER).
  • PHY Awareness: Working knowledge of PHY-layer operation (CDR to Equalizer such as VGA, CTLE, DFE, FFE, DSP, etc ) sufficient to root-cause link issues that cross the PHY/Link boundary.
  • Firmware & Debugging: Solid experience in C/C++ for embedded systems, and expertise with UART/JTAG/ICE debuggers and general firmware debugging techniques.
  • Analysis Tools: Strong experience with PCIe protocol analyzers, logic analyzers, and signal analyzers for link and transaction-level debug.
  • Collaboration: Ability to work effectively within a multi-functional team environment.

Preferred Skills 

  • Knowledge on SI/PI for PCIe
  • Extended Protocols: Proficiency in NVMe, CXL, or SAS/SATA protocols is a significant plus.
  • Validation: Experience in both pre-silicon and post-silicon SoC validation.
  • Power Management: Experience with PCIe power management (ASPM, L1 substates) and low-power link states.

 

#LI-VL1

 

What We Offer
The pay range below is for all roles at this level across all US locations and functions. Pay within this range varies by work location and may also depend on job-related knowledge, skills, and experience. We also offer incentive opportunities that reward employees based on individual and company performance. 

This is in addition to our diverse package of benefits centered around the wellbeing of our employees and their loved ones. In addition to the usual Medical/Dental/Vision/401k, our inclusive rewards plan empowers our people to care for their whole selves. An investment in your future is an investment in ours.

Give Back With a charitable giving match and frequent opportunities to get involved, we take an active role in supporting the community.
Enjoy Time Away You'll start with 4+ weeks of paid time off a year, plus holidays and sick leave, to rest and recharge.
Care for Family Whatever family means to you, we want to support you along the way—including a stipend for fertility care or adoption, medical travel support, and virtual vet care for your fur babies.
Prioritize Emotional Wellness With on-demand apps and free confidential therapy sessions, you'll have support no matter where you are.
Stay Fit Eating well and being active are important parts of a healthy life. Our onsite Café and gym, plus virtual classes, make it easier.
Embrace Flexibility Benefits are best when you have the space to use them. That's why we facilitate a flexible environment so you can find the right balance for you.

Base Pay Range

$163,000—$253,000 USD

Equal Opportunity Employment Policy 

Samsung Semiconductor takes pride in being an equal opportunity workplace dedicated to fostering an environment where all individuals feel valued and empowered to excel, regardless of race, religion, color, age, disability, sex, gender identity, sexual orientation, ancestry, genetic information, marital status, national origin, political affiliation, or veteran status.

When selecting team members, we prioritize talent and qualities such as humility, kindness, and dedication. We extend comprehensive accommodations throughout our recruiting processes for candidates with disabilities, long-term conditions, neurodivergent individuals, or those requiring pregnancy-related support. All candidates scheduled for an interview will receive guidance on requesting accommodations.

Our Commitment to Innovation and Fairness

At Samsung Semiconductor, we use Artificial Intelligence (AI) tools in the recruitment process to enhance efficiency. However, AI is used as a support tool, not a final decision-maker. All hiring decisions are made by our human recruiting team and hiring managers to ensure every candidate is evaluated fairly and holistically.

Recruiting Agency Policy

We do not accept unsolicited resumes. Only authorized recruitment agencies that have a current and valid agreement with Samsung Semiconductor, Inc. are permitted to submit resumes for any job openings.

Applicant AI Use Policy 

At Samsung Semiconductor, we support innovation and technology. However, to ensure a fair and authentic assessment, we ask that candidates rely on their own knowledge and skills throughout the process. AI tools may be used for basic preparation, grammar, and research, but should not be used to generate or assist with submitted content or live interview responses. If we determine that AI is being used outside these guidelines, we reserve the right to pause or end the interview, and your candidacy may be disqualified.

Trade Secret Notice

By submitting an application, you agree not to disclose to Samsung—or encourage Samsung to use—any confidential or proprietary information (including trade secrets) belonging to a current or former employer or other entity.

 

Applicant Privacy Policy

- us/careers/us/privacy/

Vacancy posted 25 days ago
Similar jobs that could be interesting for youBased on the Staff Engineer, PCIe PHY/Link Analysis in San Jose, CA vacancy
  • $155k - $250k

     ...often determines whether a link closes, and you will...  ...the link and own the analysis showing where jitter originates...  .../MS/PhD in Electrical Engineering, with 5+ years of hands...  ..., or a proprietary D2D PHY — including clocking...  ...112G/224G, IEEE 802.3, PCIe Gen6/Gen7.Experience... 
    Suggested

    d-Matrix

    Santa Clara, CA
    13 days ago
  • $155k - $250k

     ...for our next-generation link, working closely with...  ...backend, and firmware engineers to bring your designs to...  ...statistical eye and BER analysis, and equalization trade...  ..., or a proprietary D2D PHY — including the specific...  ...112G/224G, IEEE 802.3, PCIe Gen6/Gen7.Experience... 
    Suggested

    d-Matrix

    Santa Clara, CA
    13 days ago
  • $70.3k - $143k

     ...Description - Follow the link to apply for this...  ...has a Senior Technical Staff Engineer - Validation (System...  ...silicon validation, failure analysis and debug Excellent...  ...protocols (must: PHY, PCS and Data link layer...  ...of Gigabit Etherent PCIe Gen3/4/5 Experience with... 
    Suggested
    Permanent employment
    Full time
    For contractors
    Night shift
    Early shift

    Microchip

    San Jose, CA
    23 days ago
  • $160k - $200k

     ...Senior/Staff Electronics Engineer - Board ValidationSan Jose, California, United...  ...integrates CXL®, Ethernet, NVLink, PCIe®, and UALink™ semiconductor...  ...team at Astera Labs, linking between the Hardware...  ...skills in electronic circuit analysis, comprehensive testing and... 
    Suggested
    Flexible hours

    Astera Labs

    San Jose, CA
    4 days ago
  • $155.4k - $248.6k

     ...DescriptionJob Title: Sr Staff Engineer, Factory Board Test Job Location...  ...teams, and own test coverage analysis from prototype through high-volume...  ...interfaces, high-speed I/O (PCIe, USB, Ethernet, MIPI), and...  ...3.x, Ethernet, MIPI CSI-2/D-PHY) and their test challenges at... 
    Suggested
    Full time
    Contract work
    Work at office

    SiMa Technologies

    San Jose, CA
    15 hours ago
  • $175k - $265k

     ...Role OverviewAs a Senior Staff Hardware Qualification Engineer, you will be the final gatekeeper...  ...systems, including PCIe cards OAM modules and chassis...  ...) transients.Failure Analysis (FA): Drive root-cause analysis...  ...) and PCIe Gen5/6 link stability.Cross-Functional... 
    Contract work

    d-Matrix

    Santa Clara, CA
    a month ago
  • $131.01k - $196.3k

     ...The team works on DSP/PHY/device-level validation...  ...firmware upgrade validation, link recovery, optical and...  ...-generation products.Engineers on this team work close...  ..., failure triage, log analysis, anomaly detection, root...  ...such as Ethernet, PCIe, I2C, MDIO, CMIS, or related... 
    Permanent employment
    Full time
    Internship
    Work from home

    Marvell

    Santa Clara, CA
    3 days ago
  • $189k - $301k

     ...networked storage. We are looking for a  Sr Staff Engineer who lives at the intersection of  AI...  ...wins. Lead deep-dive performance analysis spanning the inference runtime, the Linux...  ...SSDs, computational storage - and with PCIe Gen5, CXL, and large-scale GPU-cluster storage... 
    Flexible hours
    Shift work

    Samsung Semiconductor

    San Jose, CA
    24 days ago
  •  ...Function: Product Development Engineering Company Description Sandisk...  ...skills Strong understanding of PCIe, System Architecture, ASIC...  ...Experience with DFT techniques, Data Analysis tools, scripting languages...  ...the law. By clicking the link above or any third-party link... 
    Temporary work
    Remote work
    Flexible hours
    Shift work

    Sandisk

    Milpitas, CA
    5 days ago
  •  ...Province: California  City:  San Jose  Summary The Staff Engineer, PCB Layout works with cross functional teams with...  ..., reliability, prototyping, and failure analysis. Specific experience with DDR5, 100GbE, PCIe Gen5, and 56G SERDES is highly valued. Strong engineering... 
    Work at office
    Local area

    Celestica International LP

    San Jose, CA
    a month ago
  • $152k - $236k

     ...Samsung Semiconductor is seeking a Staff Storage Business Enabling Engineer to drive SSD business growth within...  ...endurance, latency, power, form factor, PCIe generation, NAND type, and software...  ...presentations, architecture analysis, benchmarking plans, and business cases... 
    Flexible hours

    Samsung Semiconductor

    San Jose, CA
    10 days ago
  •  ...NeedSomeone to take the lead in validating our next-gen PCIe interfaces — from controller to PHY, and everything in between.A strong collaborator who...  ...shape emerging technology in a collaborative, fast-moving engineering environment.Tenstorrent offers a highly competitive... 
    Permanent employment

    Tenstorrent

    Santa Clara, CA
    9 hours ago
  •  ...re looking for an experienced Staff Engineer to lead complex, cross‑...  ...functional tests, reset/boot flows, PCIe behaviors, and telemetry/FTDC...  ..., error‑recovery PCIe link behavior, LTSSM, training, ASPM...  ...of FTDC frameworks, telemetry analysis, automated RCA workflows, or... 
    Temporary work
    Remote work
    Flexible hours
    Shift work

    Sandisk

    Milpitas, CA
    4 days ago
  • $143.56k - $215k

     ...and 400G inter-datacenter links. Marvell is the trusted partner...  ...’s transition from Copper PHY to high-speed optical...  ...What You Can ExpectAs a Sr. Staff Manager, Product Engineering in Marvell’s AI Connectivity...  ...characterization, root cause analysis, and correlation across bench... 
    Permanent employment
    Internship
    Work from home

    Marvell

    Santa Clara, CA
    3 days ago
  • $131.01k - $196.3k

     ...to thrive, learn, and lead. Your Team, Your ImpactThe Ethernet PHY group at Marvell designs and develops high speed transceivers for...  ...evaluating and diagnostics.Develop test infrastructure, test data analysis tools, and maintaining test scriptsWhat We're Looking ForMinimum... 
    Permanent employment
    Full time
    Internship
    Work from home

    Marvell

    Santa Clara, CA
    3 days ago
  • $131.01k - $196.3k

     ...firmware and control loops. An engineer in this team will be...  ...products to production. As a Sr. Staff Software Engineer, you will...  ...IM-DD/Coherent DSP, Ethernet/PCIe PHYs, and/or Optical Module...  ...model, with emphasis on the PHY up to the data link levelFamiliarity with forward... 
    Permanent employment
    Full time
    Internship
    Remote work
    Work from home
    Worldwide

    Marvell

    Santa Clara, CA
    a month ago
  • $163k - $253k

     ...(FTL), and hardware-software co-design engineered specifically to accelerate AI training and...  ...Mastery: Deep technical knowledge of PCIe/NVMe protocols, specialized enterprise features...  ...requirements.Performance & Bottleneck Analysis: Ability to identify end-to-end system... 
    Local area
    Flexible hours

    Samsung Semiconductor

    San Jose, CA
    3 days ago
  • $88k - $232k

     ...Description : - ** Please follow this link to apply to the role, when applying...  ...highly skilled and experienced FPGA Fabric Engineer to join our team. As a member of Microchip...  ...~ Experience in parasitic extraction & analysis, simulation, DSM design analysis, EM/IR analysis... 
    Full time

    Microchip

    San Jose, CA
    23 days ago
  • $163k - $253k

     ...Semiconductor Inc., Wireless Connectivity Software Engineering team is seeking highly motivated and...  ...& physical layer (e.g., modulation analysis (OFDM, OFDMA)) Concepts. Experience...  ...standards & domain knowledge of Wi-Fi MAC/PHY Specifications. You're inclusive,... 
    Flexible hours

    Samsung Semiconductor

    San Jose, CA
    17 days ago
  • $140k - $210k

     ...Staff Application EngineerCredo is seeking an experienced Staff Application Engineer to serve as the technical lead for our PCIe products across North America. The role centers on providing end-...  ...customer support—from pre-sales channel analysis and schematic/layout review... 

    Credo Semiconductor Inc

    San Jose, CA
    3 days ago
  •  ...Kubernetes). Understanding of distributed system design patterns and microservices architecture. Excellent problem-solving and data analysis skills. Strong communication and collaboration skills. Master\u0027s or Ph.D. in Computer Science, Artificial Intelligence, or a... 
    Full time
    Work experience placement

    Eightfold

    Santa Clara, CA
    9 hours ago
  • $122.5k - $175k

     ...at Zscaler.RoleWe are looking for a Staff Site Reliability Engineer to join our team. This is a hybrid role...  ...AIOps tools to automate root-cause analysis and predictive auto-scaling across Linux...  ...Workplace Discrimination is Illegal link.Pay TransparencyZscaler complies with... 
    Full time
    Work at office
    Local area
    3 days per week

    Zscaler

    San Jose, CA
    15 hours ago
  •  ...and integration limits. Our systems are engineered for deployment in real networks — not theoretical...  ...We are seeking an experienced Staff ASIC Implementation Engineer to lead and...  ...RTL integration through synthesis, timing analysis, and tapeout readiness, including... 

    Arycs Technologies, Inc.

    Los Gatos, CA
    more than 2 months ago
  •  ...Position Overview ~ We are seeking a Staff Slurm Cluster & HPC Scheduling Engineer to own Slurm as a first-class, productized...  ...detection of XID/SXID errors, ECC faults, PCIe errors, GPUs falling off the bus, IB/RoCE link flaps, and NCCL stalls — with automatic drain... 
    Full time
    Local area
    Shift work

    Bitdeer Technologies Group

    San Jose, CA
    25 days ago
  • $163k - $253k

     ...an integral part of Samsung’s strong R&D focus & lab innovation engine. We work closely with development teams to bring feature...  ...for next generation DRAMLead design specification, performance analysis and test plan etc.Technical interactions with internal and external... 
    Work at office
    Flexible hours

    Samsung Semiconductor

    San Jose, CA
    3 days ago
  • $135.04k - $210.55k

     ...Staff Engineer, Design Engineering Req ID: 137393 Region: Americas  Country: USA  State/Province: California City: San Jose...  ...Develop and maintain technical documentation, including reports, analysis summaries, and project updates to support decision-making.... 
    Temporary work
    Work at office
    Local area

    Celestica International LP

    San Jose, CA
    more than 2 months ago
  • $198.2k - $297.2k

     ...Come build with us!Role and ResponsibilitiesAs a Senior Staff GPU Design Verification Engineer - Formal Verification, you will help shape block and...  ...simulation-based verification.You help drive complex debug analysis and root-cause resolution by analyzing formal failures,... 
    Hourly pay
    Full time
    Relocation

    Samsung Semiconductor

    San Jose, CA
    a month ago
  • $94k - $140k

     ...Haptics Sensing Solutions Team are a team of talented and versatile engineers that enable our customers and partners to realize innovative...  ...prototyping, DFM, testing and characterization and root-cause analysis. We also expect to extend the job scope to finite element... 
    Full time
    Work experience placement

    Semtech

    San Jose, CA
    2 days ago
  • $121k - $239k

     ...FPGA prototyping, and prototype hardware. Summary of the RoleThe Engineer (E4) in the Firmware & Product Testing (FPT) team supports the...  ...through test development, automation, execution, and failure analysis. This role focuses on NVMe front-end features and customer specifications... 
    Full time
    Local area
    Immediate start

    Micron

    San Jose, CA
    6 days ago
  • $163k - $253k

     ...We are an integral part of Samsung’s paramount R&D innovation engine. We work closely with cross-disciplinary development teams to bring...  ...high frequency clock distribution design, implementation, and analysis.Deep understanding of PPA (performance, power, and area) trade-... 
    Flexible hours

    Samsung Semiconductor

    San Jose, CA
    a month ago

Do you want to receive more vacancies?

Subscribe and receive similar vacancies to Staff Engineer, PCIe PHY/Link Analysis. Be the first to apply!