Verification Engineer
Kasmo Global
Verification Engineer
Employment Type: Contract
Location: Bay Area, CA, US | Austin, TX, US
Remote: No
Job Description
- Meta is very particular about the first two items in the JD (hands-on and AXI experience).
- Should be good in hands-on using SV/UVM.
- AMBA (especially AXI is a must).
- Experience in updating sequence, test, running and debugging.
- Experience in PCIE or C based is a plus.
Vacancy posted 2 days ago
Similar jobs that could be interesting for youBased on the Verification Engineer in San Francisco, CA vacancy
- ...company). The company is in execution mode and has a world-class engineering team with decades of experience in state-of-the-art silicon,... ....ai to learn more. Key Responsibilities Specialized Verification Strategy: Develop verification infrastructure and test cases...Suggested
Eridu AI
San Francisco, CA3 days ago - Dynamo AI is seeking a candidate to lead LLM evaluation and benchmarking in San Francisco, California. You will generate high-quality data and develop innovative methods for assessing the safety and helpfulness of LLMs. The role requires domain knowledge in evaluation ...Suggested
Capitolis
San Francisco, CA4 days ago - ...ASIC Verification LeadClient Overview The client is building the first latency optimized SoC for their industry. Using its proven AI accelerator... ...up to the task. The client has been developing its Neural Net Engines accelerators, optimizing it for Latency and achieving the best...Suggested
Sql Pager LLC
San Francisco, CA5 days ago - ...Job Title : PCIe Verification Engineer Job Location - Address : San Francisco, California, United States - remote Client Interview : No Study Level : Bachelor's Degree Skill Cluster : 300003316148423 - DA-Platfrm Pega AccelQ. Primary Skill : Simulator...SuggestedRemote workShift work
Tek Leaders Inc
San Francisco, CA26 days ago $300k - $400k
Job Title: Principal SoC Verification Engineer - SystemVerilog / UVM, AMBAJob Location: Los Altos, CA, or San Francisco, CA - hybridCompensation: $200K - $300K base DOE plus equityRequirements: SoC Verification (Full-Chip & Block-Level), SystemVerilog / UVM, AMBA Protocols...Suggested$140k - $200k
...infrastructure - building a safer and more efficient world.The Industrial Autonomy Team is seeking a senior reliability and verification engineer to design the test frameworks and validation strategies proving our products for autonomy and physical AI customers are safe...Work experience placementLocal area- ...Job Description Job Description Senior Digital Verification Engineer We're is looking for a digital verification engineer who is passionate about delivering differentiated low-power and battery-free wireless connectivity solutions. Job title and responsibilities...
Ethan Alexander Group
San Francisco, CA7 days ago - Blue Origin is seeking a Senior AMS Design Verification Engineer to lead mixed‑mode verification and co‑simulation development. You will define the EDA environment, build Verilog/SystemVerilog test benches, and drive innovative verification strategies for analog and mixed...Relocation
- ...Seeking a skilled Design Verification Engineer with strong expertise in System Verilog (SV) and UVM methodologies. The ideal candidate will have hands-on experience developing, updating, and debugging verification testbenches, with the ability to integrate Verification...
Synectics
San Francisco, CA5 days ago - ...Design Verification Engineer Location: Bay Area/Austin - Onsite Job Type: Contract Key Responsibilities: Rich experience in constructing highly scalability, configurability, and reusability DV/Performance verification environment. Experience in ASIC design...Contract workWork experience placement
Kasmo Global
San Francisco, CA2 days ago - ...Apple Inc. in Cupertino and the San Francisco Bay Area hosts a leading hardware modeling team focused on analog/RF and mixed-signal verification for wireless SoCs. You will develop behavioral models in SystemVerilog, build test benches and checkers, and work with emulation...
Apple
San Francisco, CA15 hours ago $184.7k - $324.8k
...Design Verification Engineer At Apple, we work every single day to craft products that enrich people's lives. Do you love working on challenges that no one has solved yet and changing the game? We have an opportunity for an outstandingly hardworking design verification...Work experience placementRelocationApple
San Francisco, CA5 days ago- ...Title : Design Verification Engineer Location : San Jose, C s a Design Verification Engineer, you will contribute to the functional verification of GPU Subsystems such as Shader, Texture, and Memory Systems. Responsibilities Triage regression failures and make...
Kasmo Global
Daly City, CA2 days ago - ...project, guide internal resources, manage execution, and keep the validation effort moving forward. Requirements: Bachelor's degree in Engineering, Science, Life Sciences, or related technical discipline preferred. Equivalent hands-on validation experience can be considered....
$185k - $205k
...that the best way to solve complicated dynamic problems is collaboratively and respectfully. The Senior Systems Verification & Validation Engineer is responsible for demonstrating and ensuring robots are safe, robust, performant, and satisfy market/customer needs....Live inLocal areaServe Robotics
San Francisco, CA7 days ago- ...and internal requirements employing regulatory guidance and industry standards.Qualifications:Bachelor's degree in scientific or engineering discipline along with 5 plus years of experience in the field of computer systems validation.Experience in system qualification and...Contract workLocal area3 days per week
IT Solutions LLC
San Francisco, CA5 days ago - Job TitleRequired Skills:Configure and maintain Proficy Historian infrastructure, including data collection, storage, and retrieval processes.Collaborate with cross-functional teams to design and implement integration solutions between Proficy Historian and OSI PI.Develop...
Syntricate Technologies
San Francisco, CA5 days ago $184.7k - $324.8k
...Silicon Validation Engineer Imagine playing a pivotal role in bringing Apple's groundbreaking mobile SoCs to life, impacting millions of users worldwide. As a DDR Silicon Validation Engineer, you will be at the forefront of innovation, performing critical lab characterization...WorldwideRelocationApple
San Francisco, CA3 days ago- Silicon Validation EngineerLocation: CA ContractExperience in bring up and debug of high speed and high power SoCs.Experience in silicon validation planning and leading a project from pre silicon planning, bring up, full SoC validation, and characterization to providing...
Kasmo Global
San Francisco, CA5 days ago - ...in developing solutions for next-gen touch technologies! The team features a collaborative and hands-on environment that fosters engineering excellence, creativity, and innovation. An engineer in this role develops strategies and solutions that ensures that Apple products...
Apple
San Francisco, CA4 days ago $184.7k - $324.8k
...AR/VR Design Validation Engineer Apple is seeking an optical engineer with a passion for translating next-generation display technologies to reality. You will bridge design, testing, and manufacturing by validating that our optical simulation models accurately predict...RelocationApple
San Francisco, CA4 days ago- ...clouddestinations.com. Rate: $65/hr on W2 Duration: 12 months+ Job Description: We are looking for a highly skilled Senior Validation Engineer to lead the testing and validation of semiconductor components, data center hardware, and GPUs. Must have strong experience in...Full timeWork at office
Cloud Destinations
San Francisco, CA4 days ago - ...grade connectivity for critical operations worldwide. Job Description: We are seeking a Senior Staff or Principal AMS Design Verification Engineer to lead the mixed-mode design verification methodology. You will be responsible for defining the co-simulation EDA...Permanent employmentTemporary workLocal areaRemote workWorldwideRelocation
- Job Description We are seeking a Senior Staff or Principal AMS Design Verification Engineer to lead the mixed‑mode design verification methodology. The role involves defining the co‑simulation EDA environment, developing models for co‑simulation, and driving innovative...Permanent employmentTemporary workRemote workRelocation
$20 - $23 per hour
...PSC Biotech®, it’s about more than just a job—it’s about your career and your future. Your Role We are hiring a Validation Engineer I to join our team! This position will support system validation and product release processes, ensuring compliance with industry...Hourly payInternshipLocal areaRemote workPSC Biotech
San Francisco, CA7 days ago- ...looking for an enthusiastic self-motivated System Validation Engineer who thrives in a fast-paced environment. The successful candidate... ...in terms of compliance of specifications to requirements (Verification), and in terms of test planning and methodologies (Validation)...Full timeWork at office
- Focus: verification of AI accelerator designs simulation and validation of neural compute pipelines Tech: SystemVerilog UVM RTL Darwin Recruitment is acting as an Employment Agency in relation to this vacancy. Reece WaldonFull timeSan Francisco, CAmore than 2 months ago
- ...hardware and software. Join us in shaping a future where computers truly come alive. About the Role As a Manufacturing Test Engineer, you will be the technical expert responsible for developing, implementing, and optimizing manufacturing test solutions for our...Full timeContract workOverseasFlexible hours
Sesame, L.l.c.
San Francisco, CA12 hours ago - ...accelerate innovation and enable hardware optimized specifically for AI. About the Role We are seeking a Manufacturing Test Engineer to own and drive manufacturing test strategy, development, and execution for complex AI hardware systems. This role will define...Full timeContract work
OpenAI
San Francisco, CA12 hours ago $150k - $187k
...team members have what they need to do their best work — both in and out of the office. We are seeking a Senior Manufacturing Test Engineer to lead the end to end test strategy, development, and deployment of production test solutions for Oura products. This role...Contract workWork at officeLocal areaRemote workFlexible hours3 days per week
Do you want to receive more vacancies?
Subscribe and receive similar vacancies to Verification Engineer. Be the first to apply!
Related searches
- validation engineer San Francisco, CA
- verification engineer San Francisco, CA
- validation specialist San Francisco, CA
- verification & validation engineer San Francisco, CA
- senior verification engineer San Francisco, CA
- computer system validation engineer San Francisco, CA
- senior design verification engineer San Francisco, CA
- senior validation engineer San Francisco, CA
- validation consultant San Francisco, CA
- validation engineer