Low-Power Design Engineer
Voltai
Job Description
Job Description
About Voltai
Voltai is developing world models, and agents to learn, evaluate, plan, experiment, and interact with the physical world. We are starting out with understanding and building hardware; electronics systems and semiconductors where AI can design and create beyond human cognitive limits.
About the Team
Backed by Silicon Valley’s top investors, Stanford University, and CEOs/Presidents of Google, AMD, Broadcom, Marvell, etc. We are a team of previous Stanford professors, SAIL researchers, Olympiad medalists (IPhO, IOI, etc.), the inventors of IC3 and the Murphi verification system, CTOs of Synopsys & GlobalFoundries, Head of Sales & CRO of Cadence, former US Secretary of Defense, National Security Advisor, and Senior Foreign-Policy Advisor to four US presidents.
About this Role
You'll own power intent from architecture through signoff. You'll design and verify low-power architectures on real silicon programs with leading semiconductor companies while helping Voltai's AI learn power-aware design.
What You’ll Do
Define power architecture and write UPF power intent for SoCs and IP.
Implement and verify power gating, clock gating, multi-voltage domains, and retention.
Run power-aware simulation, static low-power checks, and CDC/RDC analysis.
Partner with RTL, physical design, and signoff teams on power estimation and closure.
Build automation for power analysis and reporting.
Evaluate AI-generated power intent and help define what correct looks like.
What We’re Looking For
5+ years of low-power design or verification experience on production tapeouts.
Expert UPF knowledge and experience with power-aware verification.
Hands-on experience with tools like VC LP, Conformal Low Power, or PowerArtist.
Experience with CDC/RDC tools (SpyGlass, Questa CDC, or similar).
Python or Tcl scripting.
Bonus Points
Experience with mobile, edge, or data-center power management.
Formal verification of power intent.
Interest in AI-assisted design tools.
- ...Qualcomm Atheros, Inc. in Santa Clara, CA is seeking a Design Engineer (Low Power) to drive low power ASIC design from specification through silicon bring-up. The role emphasizes ARM IP-based full chip debugging, power intent, and multi-domain clocking within a fast-paced...Suggested
Qualcomm
Santa Clara, CA5 days ago - ...in Santa Clara, California is looking for an experienced ASIC Design Engineer to join their Integrated Wireless Technology team. As a key... ...you will develop micro-architecture specifications and design low-power solutions within the full ASIC development cycle. Candidates...Suggested
Qualcomm
Santa Clara, CA1 day ago - ...Lancesoft is seeking a digital design engineer in Santa Clara, CA, to drive low-power design strategies for complex SoC and IP designs. You will use industry-standard EDA tools to optimize power, performance, and area, ensuring reliable silicon meeting product requirements...Suggested
LanceSoft
Santa Clara, CA5 days ago - ...we believe technology has the power to solve the world’s most... ...shaping the future. Whether you’re designing next-gen processors, enabling... ...or EPYC™ CPU? Join AMD’s CPU engineering team and help shape the power... ...processor architecture, low-power design, and hardware-software...Suggested
AMD
Santa Clara, CA2 days ago $163k - $236k
Design, deploy, and carry out post-layout low power verification methodologies according to execution schedules and tapeout signoff criteria to ensure successful... ...qualifications:Bachelor's degree in Electrical Engineering, Computer Engineering, or equivalent practical...SuggestedWorldwideGoogle
Sunnyvale, CA2 days ago- ...determined to help solve them.AMD is powering the next generation of... ...computing, cloud, and AI. Whether you’re designing next-gen processors, enabling AI breakthroughs... ...the world forward.THE ROLE:As a Low-Power & CDC Verification Engineer, you will work with formal experts...
AMD
Santa Clara, CA1 day ago - ...AMD is seeking a Low-Power & CDC Verification Engineer to verify formal properties and drive convergence for next-gen processors. You will collaborate with formal experts and designers, contributing to verification strategies across power domains within a team-oriented...
AMD
Santa Clara, CA3 days ago - ..., Inc. in Santa Clara, CA, is seeking engineers for CPU RTL power modeling and power estimation to optimize... ...-performance, energy-efficient CPU designs. You will analyze RTL power and guide... ...with Python or Perl, and a track record in low-power design. #J-18808-Ljbffr...
Qualcomm
Santa Clara, CA2 days ago $136k - $218.5k
The SCG Architecture team is hiring a Senior Power Integrity Co-Design Engineer to architect and deliver di/dt mitigation across silicon, package, board, and platform. This role bridges architecture, silicon, and platform — translating product noise targets into shipped...Full timeLive inNvidia
Santa Clara, CA2 days ago- ...Alpha and Omega Semiconductor, Inc. in Sunnyvale, CA, seeks an experienced engineer to design GaN HEMT transistors for power conversion applications. You will perform analytical design evaluation with TCAD, collaborate with foundries, and deliver tested and qualified products...
Alpha & Omega Semiconductor
Sunnyvale, CA10 hours ago $175k - $280k
...the ultimate goal of enabling human life on Mars.SR. RFIC DESIGN ENGINEER (RFIC ENGINEERING)At SpaceX we’re leveraging our experience... ...modulators/demodulators, oscillators, mixers, filters, low noise and power amplifiers Knowledge of digital communication systems, spread...Permanent employmentTemporary workWorldwideWeekend workSpaceX
Palo Alto, CA1 day ago$100 - $105 per hour
...A leading Technology Consulting firm is urgently seeking a Design Engineer V specializing in Power ASIC Engineering for a hybrid role in Sunnyvale, CA. Candidates should have 10 years of experience in ASIC design, particularly power estimation and physical design. Key...Contract workImmediate startPyramid Consulting
Sunnyvale, CA3 days ago$175k - $280k
...of enabling human life on Mars.SR. RTL DESIGN ENGINEER (SILICON ENGINEERING)At SpaceX we’re leveraging... ...including clock domain crossings and power optimizationASIC/SoC system integration... ..., etc.)Experience with high speed and low power design techniquesScripting skills...Permanent employmentTemporary workWorldwideWeekend workSpaceX
Palo Alto, CA5 days ago$280k
Job title: ASIC Design Engineer, RTL (Senior/Staff/Principal)Location: San Jose, CA or Colorado Springs, CO (on-site)Salary: $28... ...datapaths, clock domain crossings, multi-clock and multi-power-domain designs, and low-power techniques.- Integration: Bring third-party IP...CyberCoders
Mountain View, CA3 days ago- ...NVIDIA in Santa Clara, CA, is seeking a Senior Circuit Design Engineer in Power Modeling and Simulation to join our Circuits Solutions Group. You will advance power delivery and management solutions across die to platform levels. You will model and simulate analog...
NVIDIA
Santa Clara, CA1 day ago $160k - $240k
...Senior RTL Design Engineer Who we are: We are a startup building foundational technology... ..., with strong attention to performance, power, and area. The ideal candidate has... ..., or SoCs) Familiarity with low-power design techniques (clock gating, power...Remote workDelos Data Inc
Palo Alto, CA2 days ago$200k - $420k
...we are We are scientists, engineers, and builders from the industry... ...are looking for exceptional RTL design engineers to architect and... ...throughput vs latency tradeoffs, and power efficient data paths.... ...patching, and GPIO/I2C/SPI/UART low‑level debugging Proficiency...Local areaVisa sponsorshipWork visaRelocation packageNight shiftRiver AI Inc.
Palo Alto, CA3 days ago- ...ultimate goal of enabling human life on Mars. SR. RFIC DESIGN ENGINEER (RFIC ENGINEERING) At SpaceX we’re leveraging our experience... ...modulators/demodulators, oscillators, mixers, filters, low noise and power amplifiers Knowledge of digital communication systems,...Permanent employmentWorldwideWeekend work
SPACE EXPLORATION TECHNOLOGIES CORP
Palo Alto, CA4 days ago $140k - $300k
...Software Integration EngineerThe Low Voltage Power Team is responsible for power distribution on... ...vehicle platforms. As a Software Integration Engineer on this team, you work side by side... ...cross-functional teams to lead the design and development of the power management...Hourly payFull timeFlexible hoursTesla
Palo Alto, CA2 days ago- ...hardware; electronics systems and semiconductors where AI can design and create beyond human cognitive limits. About Voltai Voltai is... ...Points Experience writing SVA or working with formal verification. Low-power design (UPF, clock and power gating). Interest in AI-assisted...
Voltai
Palo Alto, CA3 days ago $175k - $265k
...problems.Role OverviewWe are seeking an experienced Thermal Engineer to lead the end-to-end thermal design, architecture, and validation of our next-generation... ...Distribution Units (CDUs), ensuring balanced flow, low pressure drop, and high reliability. You will partner...d-Matrix
Santa Clara, CA4 days ago$119.8k - $234.7k
...Hardware, and Infrastructure Engineering (SCHIE) is the team behind Microsoft... ...and responsible for powering Microsoft’s “Intelligent Cloud... ...looking for a Senior Silicon Design Verification Engineer to help... ...and C++ based test content, low-level drivers, and custom firmware...Ongoing contractPermanent employmentWork at officeLocal areaWorldwide3 days per weekMicrosoft
Mountain View, CA2 days ago- ...iFlow Inc. is looking for a Power Engineer with expertise in RTL Design and Verification based in Sunnyvale, CA, or Austin, TX. The position requires strong skills in power analysis, automation through scripting, and collaboration with design teams to optimize hardware...
I-Flow
Sunnyvale, CA3 days ago $200k - $230k
...delightful) vertically integrated, small EVs designed to meet the global mobility challenges of... ...is looking for a Staff Actuator Design Engineer to design the electromechanical... ...analysis ~ Bonus: Proficient in developing low‑level drivers using Python, C, and C++ ~...Local areaFlexible hoursAlso
Palo Alto, CA1 day ago$175k - $280k
...goal of enabling human life on Mars.SR. SILICON PHOTONICS DESIGN ENGINEER (RFIC ENGINEERING)At SpaceX we’re leveraging our experience... ...high bandwidth modulator drivers, TIAs, CTLEs, filters, low noise and power amplifiers.Experience working on wideband circuit designs...Permanent employmentTemporary workWorldwideWeekend workSpaceX
Palo Alto, CA5 days ago- ...We're looking for a Principal RFIC Design Engineer - Power Amplifier Specialist to join the core design team. You'll own the design, simulation, layout, and validation of high-efficiency mmWave power amplifiers and associated transmit-chain circuitry for our next-generation...
Oso Semiconductor Inc.
Mountain View, CA4 days ago - ...electronics systems and semiconductors where AI can design and create beyond human cognitive limits.... ...synthesis, and routing. Drive timing, power, and congestion closure with synthesis and... ...experience. Experience with high-speed or low-power designs. Interest in AI or machine...
$158.76k - $194.04k
...every market segment of chip design, including artificial intelligence... ...is looking for hardware engineers who are passionate about designing... ...of software development. As a Power-Management/Reset/Clock Micro-... ...APB. Experience with AMBA Low Power Protocol Interface, including...Full timeWork experience placementFlexible hoursSiFive
Santa Clara, CA4 days ago- ...we believe technology has the power to solve the world’s most important... ...the future. Whether you’re designing next-gen processors, enabling... .... If you’re passionate about low-power design, firmware-hardware... ...; partner with firmware engineers to ensure seamless integration...Full time
AMD
Santa Clara, CA4 days ago $160k - $275k
...is seeking silicon micro-architects and design engineers to join our team as we create best-in-class... ...What You'll Do HereDevelop and maintain power estimation methodologies for AI... ...architecture and SoC design.Experience with ASIC low-power design techniques.Experience...Daily paidFull timeWork experience placementWork at officeLocal areaRemote workMonday to FridayFlexible hoursMatX
Mountain View, CA1 day ago
Do you want to receive more vacancies?
Subscribe and receive similar vacancies to Low-Power Design Engineer. Be the first to apply!
- power engineer Palo Alto, CA
- senior power electronics engineer Palo Alto, CA
- energy efficiency engineer Palo Alto, CA
- energy engineer Palo Alto, CA
- senior software design engineer Palo Alto, CA
- soc design engineer Palo Alto, CA
- digital design engineer Palo Alto, CA
- senior physical design engineer Palo Alto, CA
- senior manager product engineering Palo Alto, CA
- rtl design engineer Palo Alto, CA