Sign up to access all features of our service.
  • Job search
  • Favorites
  • Create a CV
    New
  • Salaries
  • Subscriptions

RTL Design Engineer

Apple

RTL Design Engineer

At Apple, we work every day to craft products that enrich people's lives. If you're passionate about taking on unsolved challenges, we have a great opportunity for a results-oriented and highly motivated RTL Design Engineer. This is an exciting position in the world class Apple mixed-signal silicon design team! This role will build upon your solid foundation in digital logic circuits while introducing mixed-signal and analog circuit design and features. You will work with a variety of flows fundamental to modern silicon engineering: modeling and integrating high-performance mixed-signal and analog IPs into high-speed digital circuits, ensuring formal equivalence between custom designs and their abstract representations. This is an excellent opportunity to gain valuable experience in software methods and analysis, which are increasingly crucial across the semiconductor industry. As a member of our dynamic team, you will have the exceptional opportunity to help create the next generation of products that will delight and inspire millions of Apple customers every day. You will work to specify, design, verify, and support lab bring-up of sophisticated digital and mixed-signal circuits with signal processing capabilities.

Description

In this role, you will be responsible for specifying and/or micro-architecting digital and signal processing blocks in sophisticated mixed-signal circuits. You will be responsible for RTL coding of blocks specified by you or others, including implementation of DSP algorithms. You will also participate in the design verification and bring-up of such blocks by writing meaningful assertions, debugging code, and otherwise interacting with the design verification team. You will contribute to the lab bring-up of those circuits by potentially writing test scripts, analyzing lab data, proposing experiments, and validating signal processing performance.

Responsibilities
  • RTL Design & Implementation: Develop and optimize RTL code in Verilog/SystemVerilog for mixed-signal digital blocks and signal processing pipelines
  • DSP Algorithm Translation: Collaborate with algorithm engineers to translate DSP concepts (filtering, transforms, modulation, signal analysis) into efficient, high-performance RTL implementations
  • Design Verification: Write comprehensive assertions, unit-level testbenches, and participate in functional verification using industry-standard methodologies
  • Integration & Bring-up: Partner with cross-functional teams to integrate complex IPs, validate performance in silicon, and support lab characterization
  • Collaborative Problem-Solving: Work effectively with analog designers, algorithm engineers, verification specialists, and system architects across disciplinary boundaries
Minimum Qualifications
  • Bachelors of Science in Electrical Engineering.
Preferred Qualifications
  • Front-end tools expertise (Verilog simulators, linters, clock-domain crossing checkers)
  • Synthesis, static timing analysis, and design-for-test (DFT)
  • SystemVerilog assertions, checkers, and advanced verification techniques
  • Scripting languages (Perl, Python)
  • Formal verification and low-power design methodologies
  • Hardware-software co-design and system-level optimization
  • Hands-on DSP experience: signal processing concepts, RTL algorithm implementation, hardware optimization techniques (pipelining, parallelization, resource sharing)
  • Intermediate to advanced GenAI proficiency: Using AI tools for SystemVerilog design, validation, optimization, and understanding GenAI capabilities/limitations in hardware design

Apple is an equal opportunity employer that is committed to inclusion and diversity. We seek to promote equal opportunity for all applicants without regard to race, color, religion, sex, sexual orientation, gender identity, national origin, disability, Veteran status, or other legally protected characteristics. Learn more about your EEO rights as an applicant At Apple, we believe accessibility is a fundamental human right. You'll find that idea reflected in everything here — in our culture, our benefits and our digital tools. By welcoming as many perspectives as possible, we help you build a career where you feel like you belong. Learn about accessibility in Apple's workplace Learn about reasonable accommodations for job applicants Apple accepts applications to this posting on an ongoing basis.

Vacancy posted 2 days ago
Similar jobs that could be interesting for youBased on the RTL Design Engineer in Beaverton, OR vacancy
  • Apple Inc. is seeking a results-oriented DDR Design Engineer in Beaverton, Oregon. This role involves engaging in all design phases from concept...  ...possess a B.S. in Electrical Engineering and expertise in RTL design using Verilog or SystemVerilog. Familiarity with DDR PHY... 
    Suggested

    Apple Inc.

    Beaverton, OR
    2 days ago
  • $150k - $260k

    Job Title: Sr. RTL Design Engineer - CPU Job Location: REMOTE (presences in the Bay Area and Austin, TX) Compensation: $150K - $260K base, depending on experience, plus equity! Requirements: RTL Design, Logic Design, CPU, RISC-V, Microarchitecture, Coherent Caching Systems... 
    Suggested
    Full time
    Remote work
    Flexible hours

    CyberCoders

    Portland, OR
    3 days ago
  • A leading technology staffing firm is seeking a highly skilled Sr. RTL Design Engineer specializing in CPU design. This role involves the architecture, design, and implementation of complex CPU subsystems. The ideal candidate will have over 5 years of experience in RTL... 
    Suggested
    Remote job
    Flexible hours

    CyberCoders

    Portland, OR
    2 days ago
  •  ...CPU Physical Design Engineer Work Locations (2) Submit Resume Imagine what you could do here. At Apple, new ideas have a way of becoming...  ..., you will drive or participate in the following: Drive RTL-to-GDS design convergence through logic synthesis and place-... 
    Suggested

    Apple

    Beaverton, OR
    4 days ago
  •  ...role, you will be at the center of a chip design effort collaborating with all disciplines...  ...Work closely with architecture and RTL designers on verifying the functional correctness...  ...Qualifications Bachelor of Science or Engineering in Electrical Engineering, Computer... 
    Suggested

    Apple Inc.

    Beaverton, OR
    2 days ago
  •  ...game? We have an opportunity for an outstandingly hardworking design verification engineer! As a member of our wide-ranging group, you will have the...  ...and checkers, test-writing, debug, coverage, sign-off for RTL freeze and tape-out. Description In this role, you will be... 
    Work experience placement

    Apple Inc.

    Beaverton, OR
    15 hours ago
  •  ...deliver the next groundbreaking Apple product!Apple’s Silicon Engineering Group (SEG) designs high-performance, low power microprocessors that power our...  ...an experienced engineer to help drive architecture and RTL for world-class CPU power management solutions.... 

    Apple Inc.

    Beaverton, OR
    15 hours ago
  • $181.1k - $318.4k

     ...aspects of timing including working with the implementation and RTL teams on timing changes, helping with construction/modify...  ...timing analysis, and timing closure. Description As the CPU Design Timing Engineer, you will be responsible for the timing closure of the... 
    Relocation

    Apple

    Beaverton, OR
    1 day ago
  •  ...you’ll add something. Description As an ASIC STA Engineer, you will have responsibilities spanning all aspects of SoC design in terms of timing. Key responsibilities...  ...timing constraints. You will closely interact with RTL designer to understand design intent and clock... 

    Apple Inc.

    Beaverton, OR
    2 days ago
  •  ...great opportunity for a results-oriented and highly motivated DDR Design Engineer. As a member of our dynamic group, you will have the rare and...  ...and verification engineers. You will provide high-quality RTL description, including assertions, for the design. Use formal... 

    Apple Inc.

    Beaverton, OR
    2 days ago
  • $121.68k - $174.44k

    ## Senior Engineer, Digital Design EngineeringApplylocations: US, OR, Beavertontime type: Full timeposted on: Posted 18 Days Agojob requisition id...  ...of designs. Perform new digital design using Verilog RTL, Standard cells, and similar approaches as necessary for both... 
    Permanent employment
    Full time
    Work at office
    Remote work
    Work from home
    Day shift
    2 days per week

    Analog Devices, Inc.

    Beaverton, OR
    1 day ago
  • $169k - $240k

     ...About the Role Altera is seeking a highly motivated Senior Design Verification Engineer to join our FPGA Silicon Engineering team. In this role, you...  ..., code, assertion, and toggle coverage analysis. Perform RTL debugging and root-cause analysis of functional failures. Collaborate... 
    Full time
    Local area
    Worldwide
    Shift work

    Altera

    Hillsboro, OR
    8 hours ago
  • $141.91k - $200.34k

     ...Role and Impact Join Intel's distinguished team as an SoC Logic Design Engineer. In this role, you will pioneer the development of cutting-...  ...high-quality logic designs, including Register Transfer Level (RTL) coding and simulations, for innovative SoCs. - Collaborate with... 
    Full time
    Internship
    Local area
    Immediate start
    Shift work

    Intel Corporation

    Hillsboro, OR
    4 days ago
  • $105.65k - $200.34k

     .... If you are inspired by solving complex engineering challenges and want your work to directly...  ...firmware development. As a CPU Microcode Design Engineer, you will design, implement, and...  ...Architecture and/or Micro Architecture techniques RTL logic design using Verilog and debug... 
    Full time
    Work experience placement
    Internship
    Local area
    Immediate start
    Worldwide
    Shift work

    Intel Corporation

    Hillsboro, OR
    8 hours ago
  • $141.91k - $200.34k

    Job Details: Job Description: As a Mixed Signal Logic Design Engineer, you will play a pivotal role in shaping the future of high-speed and...  ...system architecture decisions Implement specifications/designs in RTL and coordinate the work of other junior designers to deliver... 
    Full time
    Internship
    Local area
    Immediate start
    Shift work

    Intel Corporation

    Hillsboro, OR
    15 hours ago
  • $141.91k - $269.1k

     ...everyone Life at Intel We're looking for motivated and talented engineer to join the US CPU design team. In this role you will be critical to the...  ...physical design implementation of custom CPU designs from RTL to GDS to create a design database that is ready for manufacturing... 
    Full time
    Internship
    Local area
    Immediate start
    Shift work

    Intel Corporation

    Hillsboro, OR
    4 days ago
  • Apple’s Silicon Engineering team is looking for a highly skilled and motivated ASIC Design Engineer to join our dynamic group. In this role, you will develop custom SoCs...  ...implementation, and verification of complex ASICs. Develop RTL using SystemVerilog and perform synthesis.... 

    Apple Inc.

    Beaverton, OR
    4 days ago
  • A leading technology company in Beaverton, Oregon, is seeking a CPU Physical Design Engineer to manage block-level physical design and drive RTL-to-GDS convergence. The ideal candidate will have a BS degree and over 10 years of industry experience. Responsibilities include... 

    Apple Inc.

    Beaverton, OR
    2 days ago
  •  ...SoC Physical Design Engineer, STA/Timing Imagine what you could do here! At Apple, new ideas have a way of becoming extraordinary products, services, and customer experiences very quickly. Bring passion and dedication to your job and there's no telling what you could... 

    Apple

    Beaverton, OR
    4 days ago
  • $190.61k - $269.1k

     ...edge devices to data center accelerators. If you are an engineer with strong technical and communication skills who thrives...  ...AI hardware. Position Overview You will develop logic design, register transfer level (RTL) coding, and simulation for SoC designs while integrating... 
    Full time
    Internship
    Local area
    Immediate start
    Shift work

    Intel Corporation

    Hillsboro, OR
    1 day ago
  • $105.65k - $172.86k

     ...client, server, IoT, and AI platforms. As a Junior Senior Physical Design Engineer (CPU), you will contribute to cutting-edge silicon design...  ...alongside experienced engineers to support implementation from RTL to GDS, gaining hands-on experience in high-performance, power... 
    Full time
    Work experience placement
    Internship
    Local area
    Immediate start
    Worldwide
    Shift work

    Intel Corporation

    Hillsboro, OR
    1 day ago
  • $164.47k - $232.19k

     ...from edge devices to data center accelerators. If you are an engineer with strong technical and communication skills who thrives in...  ...Join us to shape the future of AI hardware. What You'll Do As an RTL Design Engineer, you'll develop logic design, register transfer level... 
    Full time
    Internship
    Local area
    Immediate start
    Shift work

    Intel Corporation

    Hillsboro, OR
    1 day ago
  • A leading technology company in Beaverton, Oregon is seeking a hardworking Design Verification Engineer. In this role, you will ensure bug-free first silicon for part of the SoC/IP, developing verification methodology and environments. Candidates should have a Bachelor... 

    Apple Inc.

    Beaverton, OR
    15 hours ago
  • SoC Physical Design Methodology Engineer At Apple, we work every single day to craft products that enrich people's lives! Do you love creating elegant solutions to highly complex challenges? Do you intrinsically see the importance in every detail? As part of our Silicon... 

    Apple Inc.

    Beaverton, OR
    15 hours ago
  • A leading technology company in Beaverton, Oregon, is seeking talented Analog Mixed-Signal designers for its high-speed SerDes team. The role involves developing next-generation high-performance circuits, collaborating with cross-functional teams, and ensuring quality standards... 

    Apple Inc.

    Beaverton, OR
    4 days ago
  • We are seeking talented Analog Mixed-Signal designers to join our high-speed SerDes team! Our team specializes in building next generation high-performance wireline transceivers delivering intellectual-property (IP) for Apple’s world-leading system-on-chip (SOC).In this... 

    Apple Inc.

    Beaverton, OR
    4 days ago
  • Description Work with the logic design team to understand partition architecture and drive physical aspects early in the design cycle...  ...Qualifications MS in Electrical/Electronics/Computer Engineering or related field. Experience with partition level P&R implementation... 

    Apple Inc.

    Beaverton, OR
    2 days ago
  •  ...scripts to support various stages of CPU design, including synthesis, place and route, timing...  ...to our projects. Mentor junior engineers and provide technical guidance to the team...  ...of design flows. Strong understanding of RTL design, synthesis, physical design, timing... 
    Flexible hours

    AheadComputing Inc.

    Portland, OR
    1 day ago
  • A mid-sized consulting firm is seeking a Water Treatment Design/Process Engineer in Beaverton, Oregon. The role involves collaborating with engineers and clients to deliver innovative municipal water and wastewater infrastructure projects. Ideal candidates should have a... 

    Keller Associates, Inc.

    Beaverton, OR
    3 days ago
  •  ...lookout for individuals who thrive in the collaborative spirit of engineering, where their efforts are appreciated, and excellence is...  ...on the communities we serve. Apply now for our Water Treatment Design/Process Engineer position. This opportunity is also available... 
    Contract work
    Temporary work
    Work at office
    Local area
    Flexible hours

    Keller Associates, Inc.

    Beaverton, OR
    3 days ago

Do you want to receive more vacancies?

Subscribe and receive similar vacancies to RTL Design Engineer. Be the first to apply!