Sign up to access all features of our service.
  • Job search
  • Favorites
  • Create a CV
    New
  • Salaries
  • Subscriptions

Principal Engineer, PCIe Verification (AI2441)

$220k - $296.4k

SiMa Technologies

DescriptionJob Title: Principal Engineer, PCIe Verification Job Location: San Jose, CA (This position requires a full-time, on-site presence in our San Jose, CA office) Job ID: AI2441 Description: The Design Verification (DV) engineer at SiMa is involved in the functional verification of PCIe controller and PCIe-phy at block, sub-system and MLSoC level. Will also be involved in PCIe bring-up and debug on emulator. Generate required PCIe controller and phy initialization (register programming code sequence) for PCIe bring up in Simulation, emulation and on silicon. Work on UCIe interface verification on next generation projects.Job Description:As the PCIe Design Verification Engineer, you will Participate in PCIe architecture, micro-architecture, feature discussions and reviews. Define and develop PCIe test bench components using UVM & System Verilog. Bring up and testing of PCIe in block and full-chip test environment. Develop and execute a test plan. Verification execution of PCIe EP/RC functionality and performance measurements. Lead Code coverage reviews and closure. System Verilog Assertion functional coverage development and closure. Manage debug of test and regression failures, as well emulation failures. Work closely with the Architecture, MLSoC Hardware and MLA Software teams. Work with emulation and MLSoC Software team to bring up and debug PCIe. Work in the lab on PCie interface silicon debug with software and systems team as and when needed. Required Background: BS/MS in EE (Electrical Engineering) or CS (Computer Science) with 12+ years of experience in functional verification and silicon bring-up/debug. Very good current working experience of UVM and System Verilog based verification methodology is a must. Working experience on PCIe protocols Gen4/5. Working experience on PCIe bring-up and debug on Silicon is a plus. Past working experience on UCIe protocols is a plus. Proficiency in C/C++/Python programming is a plus.Good debug and problem solving skill.Personal attributes: Can-do attitude. Strong team player. Curious, creative and good at solving problems. Execution and results-oriented. Self-driven, Thinks Big and is highly accountable. Good communication skills. The annual salary for this position ranges from $220,000 - $296,400. The actual annual salary offered will depend on several factors, including - among others - job-related skills, experience, technical expertise, qualifications, work location, and business needs. The annual salary range for this position is subject to change and may be adjusted in the future. In addition to base salary, this role is also eligible for private company equity, and a comprehensive package of employee benefits. Please note that the salary ranges listed for U.S. roles reflect base salary only and do not include equity or other forms of compensation. EEO Employer: SiMa is an equal opportunity employer; all qualified applicants will receive consideration for employment without regard to race, color, religion, sex, sexual orientation, gender identity, national origin, disability, Veteran status, or any other protected classification.

Vacancy posted 2 days ago
Similar jobs that could be interesting for youBased on the Principal Engineer, PCIe Verification (AI2441) in San Jose, CA vacancy
  • $200k - $250k

    Job Title: Principal Design Verification Engineer - PCIe / High-Speed SoCLocation: Santa Clara, CACompensation: $200K - $250K base DOE plus bonus and RSUs ($300K - $350K+ total comp.)Requirements: Design Verification, High-Speed SoC, PCIe / UALink / SerDes, SystemVerilog... 
    Suggested

    CyberCoders

    Santa Clara, CA
    3 days ago
  • $138k - $317.8k

     ...Position Title: Principal, Design Verification Engineer, UAL and PCIe Subsystems (Confidential Client) Location: Santa Clara, CA | Onsite Employment Type: Permanent Compensation Salary: $138,000 - $317,800/yr Bonus: Base, bonus, RSU, refresher RSUs Position... 
    Suggested
    Permanent employment

    YK Solutions LLC

    Santa Clara, CA
    a month ago
  • $200k - $250k

    Job Title: Principal RTL Design Engineer - PCIe / CXL / High-Speed SoCLocation: Santa Clara, CACompensation: $200K - $250K base DOE plus bonus and...  ...floorplanning and timing closure.Work closely with the verification team on pre-silicon activities, including test plan reviews... 
    Suggested

    CyberCoders

    Santa Clara, CA
    3 days ago
  • $145k - $286k

     ...than ever.Job DescriptionPosition Title: Staff ASIC Design Verification Engineer (Technical role)Position Description:This is a position for...  ...levels.Preferred Qualifications:Hands-on experience with DDR, PCIe/NVMe or NAND interfaces is an advantageExpert level with System... 
    Suggested
    Full time
    Local area
    Immediate start

    Micron

    San Jose, CA
    1 day ago
  • $203.8k - $315.9k

    DescriptionJob Title: Principal Engineer, AI & ML Design Verification Job Location: San Jose, CA (This position requires a full-time, on-site presence in our San Jose, CA office) Job ID: AI2517 Description: The Design Verification (DV) team at SiMa is involved in the functional... 
    Suggested
    Full time
    Work experience placement
    Work at office

    SiMa Technologies

    San Jose, CA
    3 days ago
  • $158.6k - $237.6k

     ...learn, and lead. Your Team, Your ImpactAs part of the Design Verification Team at Marvell, you will verify all of the circuitry that goes...  ...closure and gate level simulationsCoach and mentor junior engineers of the team when necessary to achieve successful project outcomes... 
    Permanent employment
    Full time
    Internship
    Work from home

    Marvell

    Santa Clara, CA
    4 days ago
  • $147.4k

     ...jobs that impact everyone's life. Join the thinkers, builders, and problem-solvers behind tomorrow’s technology. As a Principal Engineer Verification & Validation on our Research & Development team, you'll have the opportunity to merge creativity with your technical... 
    Local area

    Infineon Technologies

    San Jose, CA
    4 days ago
  • $168k - $336k

     ...DescriptionPosition Title: ASIC Design Verification SoC Lead (Technical lead role)Position Description...  ...:Bachelor’s degree in Electrical Engineering, Computer Science, or equivalent...  ...benchesPreferred Qualifications:Experience verifying PCIe, NVMe, NAND, DDR, or CPU subsystems!... 
    Full time
    Local area
    Immediate start

    Micron

    San Jose, CA
    3 days ago
  • $221.7k - $364.8k

     ...market segments) consumed by millions of people around the world. Come build with us!Role and ResponsibilitiesAs a Principal GPU Design Verification Engineer - Subsystems, you will lead the verification of one or more GPU subsystems for Samsung’s next-generation mobile... 
    Hourly pay
    Full time
    Relocation

    Samsung Semiconductor

    San Jose, CA
    1 day ago
  • $134.39k - $201.3k

     ...will architect and develop a functional verification environment, including reference models...  ...failures, and resolve issues.- Expertise in PCIe and Memory Subsystems is highly...  .../MS/PhD in Computer Science, Electrical Engineering, or Computer Engineering, 5-10 years of... 
    Permanent employment
    Internship
    Work from home

    Marvell

    Santa Clara, CA
    10 hours ago
  • $150k - $210k

     ...-Silicon Validation, High-Speed SerDes, PCIe and/or Ethernet, UALink, Hardware Validation...  ..., test automation, and field validation engineers) to meet program milestones and quality...  ..., PHY tuning, and initial functional verification.Develop and oversee post-silicon validation... 

    CyberCoders

    Santa Clara, CA
    10 hours ago
  • $105k - $260k

     ...platform integration. This is your opportunity to work alongside engineers who built iconic processors like the AMD K6 and the first 64-...  ...us out here: Ventana Micro - YouTubePrincipal CPU Design Verification Engineer:We are seeking an experienced verification engineer... 
    Contract work
    Work at office

    Ventana Micro Systems

    Cupertino, CA
    4 days ago
  • $200k - $250k

    Santa Clara, CAData Engineering - Data Infrastructure /Full-time /On-sitePlusAI is a Physical AI company pioneering AI-based virtual driver...  ....Role OverviewAs an Engineering Manager for the Simulation & Verification team at Plus.ai, you will lead the development and scaling of... 
    Full time

    Plus.ai

    Santa Clara, CA
    1 day ago
  • $203.8k - $315.9k

    DescriptionJob Title: Principal Engineer, Hardware Design Job Location: San Jose, CA (This position...  ...and RTL implementation through verification support and silicon bring-up. This position...  ...high-speed interfaces such as PCIe and UCIe.Exposure to firmware or driver... 
    Full time
    Work at office

    SiMa Technologies

    San Jose, CA
    4 days ago
  • $182.36k - $273.2k

     ...Your ImpactAs a Digital IC Design Senior Principal Engineer with Marvell, you’ll be a member of...  ...specifications of timing, closely work with design verification teams to review test plans and...  ...following areas is a plus: Ethernet, PCIe and CXL.• Knowledge of power... 
    Permanent employment
    Internship
    Work from home
    Flexible hours

    Marvell

    Santa Clara, CA
    1 day ago
  • $231.4k - $331.8k

     ...California. Meet The TeamThe Cisco Hardware Engineering Team develops and works with Next...  ...well as providing expertise in Solution Verification and ensuring that our products meet Cisco...  ...architecture (NRZ/PAM4 at 56G/112G/224G+), PCIe Gen5/6, and 800G Ethernet.Programming:... 
    Full time
    Temporary work
    For subcontractor
    Local area
    Flexible hours

    CISCO Systems

    San Jose, CA
    10 hours ago
  • $212k - $259k

    We are looking for a highly motivated, experienced, and versatile Principal Verification Engineer to join our team. In this role, you will own the end-to-end verification platform and program for ASIC (Applied Specific Integrated Circuit) drivers and networking software... 
    Full time
    Worldwide

    Fortinet

    Sunnyvale, CA
    1 day ago
  • TypeContract Experience: 5-12+ Years Responsibilities Verify CPU subsystem and standard interfaces using SystemVerilog/UVM. Develop verification plans, UVM testbenches, test cases, assertions (SVA), and functional coverage. Verify CPU subsystem functionality, interconnects... 

    ACL Digital

    San Jose, CA
    10 hours ago
  • $154.68k - $231.7k

     ...hardening Working with Senior and Junior engineers to deliver reference floorplan, fully...  ...cross-functional teams, including RTL, verification, and CAD, to ensure cohesive and optimized...  ...architecture, processor cores, memory, PCIE/CXL highly preferredEthernet, Security and... 
    Permanent employment
    Full time
    Internship
    Work from home
    Relocation

    Marvell

    Santa Clara, CA
    1 day ago
  • $142.8k - $274.8k

     ...MicrosoftOverviewMicrosoft Silicon, Cloud Hardware, and Infrastructure Engineering (SCHIE) is the team behind Microsoft’s expanding Cloud...  ...our world. The AI Silicon Engineering (AISiE) SoC Design Verification team is seeking passionate, driven, and intellectually curious... 
    Ongoing contract
    Permanent employment
    Work at office
    Local area
    Worldwide
    3 days per week

    Microsoft

    Mountain View, CA
    10 hours ago
  • $142.8k - $274.8k

     ...MicrosoftOverviewMicrosoft Silicon, Cloud Hardware, and Infrastructure Engineering (SCHIE) is the team behind Microsoft’s expanding Cloud...  ...optimize the Cloud infrastructure.We are looking for a Principal Silicon Design Verification Engineer to join the team.ResponsibilitiesOwn the... 
    Ongoing contract
    Permanent employment
    Work at office
    Local area
    Worldwide
    3 days per week

    Microsoft

    Mountain View, CA
    4 days ago
  • $202k - $344k

     ...electrical design, integrating host compute, PCIe interfaces, high-speed interconnects,...  ..., lab bring-up, system integration, and verification Collaborate across electrical,...  ...reliability, and maintainability. Mentor engineers and represent the team in partner and stakeholder... 
    Full time
    Local area
    Immediate start

    Micron

    San Jose, CA
    4 days ago
  • $200k

    Role Overview We are looking for a Principal Packaging Engineer to own package architecture and development for Velaura’s next-generation SoCs. This...  ...planning for high-speed interfaces including LPDDR, PCIe, Ethernet, and other high-speed I/O. ●Collaborate on thermal... 
    Full time
    Flexible hours

    Velaura

    Santa Clara, CA
    2 days ago
  • San Jose, California, United StatesProducts - Engineering /Fulltime /HybridWe are seeking an experienced Senior Full Stack Developer with...  ...responses and identifying potential inconsistencies or verification signals in application materials based on available information... 
    Full time

    Extreme Networks, Inc.

    San Jose, CA
    2 days ago
  • $220.92k - $311.89k

     ...scalability across future nodes and products.We're looking for a Principal Engineer who thrives on solving hard problems, someone who can bring...  ...simulationsExperience in identification, design and verification of cells targeted to improve product level PPAAbility to lead... 
    Full time
    Local area
    Immediate start
    Shift work

    Intel

    Santa Clara, CA
    4 days ago
  • $169.3k - $250.53k

     ...functions on multi-core ARM processors including Ethernet, RFOE, and PCIe.What You Can ExpectIntegrate and support PCIe/Ethernet...  ...re Looking ForBachelor’s degree in Computer Science, Electrical Engineering or related fields and 10-15 years of related professional experience... 
    Permanent employment
    Full time
    Internship
    Work from home

    Marvell

    Santa Clara, CA
    1 day ago
  • $173k - $192k

    Title: Principal Quality Engineer - Design Assurance (NPD)This position is based in our Campbell, California offices. This position is on-site...  ...and ensure effective implementation of design controls, verification, validation, and transfer activities.Establish and maintain... 
    Full time
    Contract work
    Work experience placement
    Work at office

    Imperative Care

    Campbell, CA
    4 days ago
  • $142.8k - $274.8k

     ...Hardware, and Infrastructure Engineering (SCHIE) is the team behind...  ...worldwide and we are looking for a Principal Subsystem Engineer (Design...  ...complex subsystems (such as PCIE, HBM, imaging or control),...  ...- Deep expertise in Design Verification (DV), including development... 
    Ongoing contract
    Permanent employment
    Internship
    Work at office
    Local area
    Worldwide
    3 days per week

    Microsoft

    Mountain View, CA
    10 hours ago
  • $219k - $351k

     ...CTLE, DFE, FFE, clock distributions, PI, IQ generation.Knowledge of Serdes architecture and high-speed interconnect standard (USB, PCIe, UCIe)Knowledge and experience with ESD, PLL, clock generation, ADC, DAC is a big plus.Well-versed in EDA tools (Cadence, Spectre, Totem... 
    Work at office
    Flexible hours

    Samsung Semiconductor

    San Jose, CA
    2 days ago
  • $262.7k - $355.4k

    We are seeking a CAD & Methodology Engineer to develop, enable, and support 3DIC and 2....  ...Diego.We are hiring at different levels (Principal, Staff)Responsibilities:This is a hand-...  ...3DIC systemsDefine guidelines for ESD verification in advanced packaging contextsAssist... 
    Currently hiring
    Work at office
    Local area

    ARM

    San Jose, CA
    2 days ago

Do you want to receive more vacancies?

Subscribe and receive similar vacancies to Principal Engineer, PCIe Verification (AI2441). Be the first to apply!