Sign up to access all features of our service.
  • Job search
  • Favorites
  • Create a CV
    New
  • Salaries
  • Subscriptions

Turbine Design Engineer Level 4

$129.3k - $193.9k

Northrop Grumman

RELOCATION ASSISTANCE: Relocation assistance may be availableCLEARANCE REQUIRED FOR START: NoCLEARANCE TYPE: SecretTRAVEL: Yes, 10% of the TimeDescriptionAt Northrop Grumman, our employees have incredible opportunities to work on revolutionary systems that impact people's lives around the world today, and for generations to come. Our pioneering and inventive spirit has enabled us to be at the forefront of many technological advancements in our nation's history - from the first flight across the Atlantic Ocean, to stealth bombers, to landing on the moon. We look for people who have bold new ideas, courage and a pioneering spirit to join forces to invent the future, and have fun along the way. Our culture thrives on intellectual curiosity, cognitive diversity and bringing your whole self to work — and we have an insatiable drive to do what others think is impossible. Our employees are not only part of history, they're making history.Job DescriptionNorthrop Grumman Mission Systems is seeking a Turbine Design Engineer Level 4 for the development and ongoing support of new and existing designs used in surface ship and submarine propulsion and power generation systems for the US Navy based out of Sunnyvale, CA. The successful candidate will be collaborative, open, transparent, and team-oriented with a focus on team empowerment & shared responsibility, flexibility, continuous learning, and a culture of automation.What You'll get to do:Apply engineering principles and industry practice in the design of assigned turbine components and subsystems.Develop design concepts, perform trade studies, and conduct supporting evaluations and analyses.Participate in detail design, drawing development, design reviews, release for manufacture, and follow through test and production phases.Will prepare and present formal technical briefings as required.This position requires the candidate to be full time on-site Basic Qualifications for Turbine Designer Level 4:Bachelors of Science degree in a STEM (Science, Technology, Engineering, Mathematics) discipline with 8 years relevant experience; Masters of Science degree in a STEM discipline with 6 years relevant experience.Computer skills including developing designs using solid modeling software, such as CREO/NX is required.A working knowledge of ANSI Y14.5 drawing standards and geometric tolerance is also necessary.Must be fluent in mechanical engineering principles, and must be proficient in developing design concepts, performing trades-studies, and conducting supporting evaluations and analyses.US Citizenship required.Ability to obtain and maintain a DoD Secret level security clearance.Preferred Qualifications:Masters degree in Engineering Discipline.2 years’ experience in rotating machinery.Knowledge in GD&T and solid modeling NXCurrent active DoD Secret clearancePrimary Level Salary Range: $129,300.00 - $193,900.00The above salary range represents a general guideline; however, Northrop Grumman considers a number of factors when determining base salary offers such as the scope and responsibilities of the position and the candidate's experience, education, skills and current market conditions.Depending on the position, employees may be eligible for overtime, shift differential, and a discretionary bonus in addition to base pay. Annual bonuses are designed to reward individual contributions as well as allow employees to share in company results. Employees in Vice President or Director positions may be eligible for Long Term Incentives. In addition, Northrop Grumman provides a variety of benefits including health insurance coverage, life and disability insurance, savings plan, Company paid holidays and paid time off (PTO) for vacation and/or personal business.The application period for the job is estimated to be 20 days from the job posting date. However, this timeline may be shortened or extended depending on business needs and the availability of qualified candidates.Northrop Grumman is an Equal Opportunity Employer, making decisions without regard to race, color, religion, creed, sex, sexual orientation, gender identity, marital status, national origin, age, veteran status, disability, or any other protected class. For our complete EEO and pay transparency statement, please visit U.S. Citizenship is required for all positions with a government clearance and certain other restricted positions.SummaryLocation: United States-California-SunnyvaleType: Full time

Vacancy posted 4 days ago
Similar jobs that could be interesting for youBased on the Turbine Design Engineer Level 4 in Sunnyvale, CA vacancy
  •  ...beyond. Together, we advance your career. THE ROLE:  As a Power Engineer in Networking Technology & Solutions Group, you will be...  ...efficiency. You will be responsible for the innovation and design of board-level DC-DC power conversion and input protection. This will... 
    Suggested

    AMD

    Santa Clara, CA
    4 days ago
  • $80 - $90 per hour

     ...looking for an adaptive, self-motivative Design Verification Engineer to join our growing team. As a key...  ...engineering/Electrical Engineering Seniority level Seniority level Not Applicable...  ...ago San Jose, CA $129,400.00-$177,900.00 4 days ago Santa Clara, CA $108,000.00-$... 
    Suggested
    16 hours
    Contract work

    Infotree Global Solutions

    Santa Clara, CA
    1 day ago
  • $97.7k - $182.62k

     ...the job poster from Capgemini Engineering About the Job You're Considering...  ...forward-thinking team as a Design Verification Engineer, contributing...  ...at both block and chip levels. Automate environment setup and...  ...Jose, CA $129,400.00-$177,900.00 4 days ago Santa Clara, CA $108... 
    Suggested
    16 hours
    Full time
    Local area

    Capgemini Engineering

    Santa Clara, CA
    5 days ago
  • $97.1k - $171.24k

     ...September in Sunnyvale, CA. This requisition is to capture Circuit Design Engineer (Avionics) candidates to invite to the hiring event. We will...  ..., time, and location. We will be interviewing candidates at Level 2 through Level 5 for roles on several different programs,... 
    Suggested
    Full time
    Temporary work
    Work experience placement
    For subcontractor
    Work at office
    Remote work
    Flexible hours

    Lockheed Martin

    Sunnyvale, CA
    2 days ago
  • $140k - $229.8k

    Company:Qualcomm Technologies, Inc.Job Area:Engineering Group, Engineering Group > ASICS...  ...seeking candidates for several physical design engineering positions in our SOC and core...  ...Science, Engineering, or related field and 4+ years of ASIC design, verification, validation... 
    Suggested
    Work experience placement
    Work from home

    Qualcomm

    Santa Clara, CA
    2 days ago
  • $100k

     .... We are growing our team and looking for contributors of all seniorities.Tenstorrent is seeking an exceptional Senior-level Physical Design Engineer to drive top-level implementation of our complex AI and CPU System-on-Chip designs. You'll orchestrate cross-disciplinary... 
    Permanent employment

    Tenstorrent

    Santa Clara, CA
    5 hours ago
  • $185k - $245k

     ...are a team of mission-driven engineers with experience across aerospace...  ...a reality. As an FPGA Design Engineer at Reliable Robotics...  ...to air RADAR, unlocking higher-level capabilities, and setting the...  ...Engineering, or equivalent ~4+ years of full-cycle electronics... 
    Permanent employment
    Casual work

    Reliable Robotics Corporation

    Mountain View, CA
    1 day ago
  • $75k - $90k

     ...phase and seeking top early-career engineering talent. We are hiring a Design Engineer to join their team in Palo...  ...stable and growing industry Seniority level Seniority level Entry level Employment...  ..., CA $139,000.00-$200,000.00 4 days ago Sunnyvale, CA $170,000.00-... 
    Full time
    Internship

    Adecco USA

    Palo Alto, CA
    1 day ago
  •  ...Qualifications Considered a "go-to" expert in one area within Product Design. Demonstrate engineering expertise through user or consumer-focused product...  ..., analyze data, and implement findings at the product level. May solve complex mission‑critical issues. Demonstrates Design... 
    Contract work
    Work at office
    Remote work
    Monday to Friday
    Flexible hours

    Dexian

    Mountain View, CA
    3 days ago
  • $126.8k - $190.9k

     ...opportunity for a forward-thinking and unusually hardworking Physical Design Engineer. As a member of our wide-ranging group, you will have the rare...  ...include but are not limited to: Generate block/chip level static timing constraints. Build full chip floor-plan including... 
    Relocation

    Apple

    Cupertino, CA
    1 day ago
  •  ...Physical Design Lead - Custom Silicon Management Are you a leader and want to apply your engineering background to make big things happen? Can you influence, connect, get results...  ...have an extraordinary opportunity for senior level engineers to drive and lead technical... 

    Apple

    Cupertino, CA
    2 days ago
  • $168k - $264.5k

     ...now looking for a motivated Senior Circuit Design Engineer to join our dynamic and growing Power...  ...converters and its various components.Deep system-level understanding of power delivery solutions...  ...is 168,000 USD - 264,500 USD for Level 4, and 196,000 USD - 310,500 USD for Level... 
    Full time

    Nvidia

    Santa Clara, CA
    2 days ago
  • $168k - $264.5k

     ...now looking for a motivated Senior Circuit Design Engineer in Power Modeling and Simulation to join...  ...power delivery networks (PDN) from die level all the way to platform level.Perform detailed...  ...will be accepted at least until August 4, 2026.This posting is for an existing... 
    Full time

    Nvidia

    Santa Clara, CA
    2 days ago
  • $136k - $218.5k

     ...team is hiring a Senior Power Integrity Co-Design Engineer to architect and deliver di/dt mitigation...  ...other team members to define product-level voltage noise targets, drive them to closure...  ...and 168,000 USD - 264,500 USD for Level 4.You will also be eligible for equity and... 
    Full time
    Live in

    Nvidia

    Santa Clara, CA
    1 day ago
  • $168k - $258.75k

    The Senior Datacenter Power Design and Modeling Engineer leads cross-functional execution and modeling for...  ...delivery programs. This role owns rack-level architecture definition and involvement...  ...is 168,000 USD - 258,750 USD for Level 4, and 200,000 USD - 322,000 USD for Level... 
    Full time

    Nvidia

    Santa Clara, CA
    2 days ago
  •  ...motivated and skilled FPGA Verification Engineer to join our dynamic team, working on state...  ...responsible for the verification of complex FPGA designs, ensuring their functionality,...  ...languages (e.g., VHDL, Verilog). Seniority level Mid-Senior level Employment type Contract... 
    Contract work

    CirrusLabs

    Santa Clara, CA
    5 days ago
  • $119.8k - $258k

     ...We are looking for a Design Verification Engineer to support SoC-level verification of advanced high-speed and security IP. This role involves close collaboration with design and architecture teams to verify complex digital systems. Responsibilities Develop and execute... 
    Full time

    Sintegra

    Sunnyvale, CA
    1 day ago
  • $115k - $268k

     ...semiconductor startups in the industry. We are hiring multiple Design Verification engineers to advance our innovative RISC-V processors and subsystems....  ...prototyping, and silicon stages. Qualifications Required: 4+ or 8+ years of industry experience. Bachelor’s or Master’... 
    Contract work

    Ventana Micro Systems

    Cupertino, CA
    3 days ago
  • $142.2k - $213.4k

     ...Qualcomm Technologies, Inc. Job Area: Engineering Group, Engineering Group CPU...  ...you will work with chip architects, chip designers, implementation engineers and test engineers...  ...Experience with defining and implementing SOC level verification on large designs. ~... 
    Work experience placement
    Work from home

    Qualcomm

    Santa Clara, CA
    2 days ago
  • $180k - $230k

     ...services. With talented employees on 4 continents, we have filed 50...  .... We are looking for talented engineers and leaders who have an...  ...spirit and want to drive their design from concept to silicon to...  ...to coverage analysis to gate level simulation Debugging failures... 
    Flexible hours

    Ethernovia

    San Jose, CA
    5 days ago
  •  ...Join to apply for the Design Verification Engineer role at Quest Global Quest Global delivers world‑class...  ...required for driving stimulus at the board level. Collaborate with engineers in...  ...architecture and AMBA bus standards like AXI‑4. Experience with industry‑standard interfaces... 
    Full time

    QuEST Global

    San Jose, CA
    3 days ago
  • $152.5k - $219.2k

     ...full product development-from design to qualification to production...  ...As an ASIC Design Verification Engineer, you will play a critical role...  ...block, cluster, and top-level Design Verification (DV) environment...  ...-end holiday shutdown, and 4 paid days off for personal wellness... 
    Full time
    Temporary work
    Local area
    Flexible hours

    Cisco

    San Jose, CA
    2 days ago
  •  ...Position: Design Verification Engineer (eInfochips Inc) Remember to check your CV before applying Also...  ...with less experience. Represents the level at which career may stabilize for many...  ...of 8 years of related experience with a 4 year degree; or 6 years and an advanced... 
    Hourly pay
    Full time
    Temporary work
    Work experience placement
    Work at office
    Night shift

    Arrow ECS

    San Jose, CA
    2 days ago
  •  ...Silicon Technologies group, you'll help design and manufacture our next-generation, high...  ...their devices. The DFT Design Verification Engineer will be on a team which is responsible...  ...tests - Debugging failures, running gate level simulations, supervising bugs, and closing... 

    Apple

    Cupertino, CA
    3 days ago
  • $136k - $218.5k

     ...looking for a top-notch ASIC engineer to join the team. The Team is...  ...team collaborates with the front design team to understand the...  ...designUnderstanding of system level artifacts like power, noise, etcExperience...  ...0 USD - 264,500 USD for Level 4.You will also be eligible for... 
    Full time
    Work experience placement

    Nvidia

    Santa Clara, CA
    1 day ago
  • $168k - $264.5k

    We are now looking for a Senior ASIC Design Engineer.NVIDIA is seeking ASIC Design Engineers to implement the world’s leading SoC's and GPU...  .... The base salary range is 168,000 USD - 264,500 USD for Level 4, and 196,000 USD - 310,500 USD for Level 5.You will also be... 
    Full time
    Work experience placement

    Nvidia

    Santa Clara, CA
    2 days ago
  • $168k - $264.5k

    We are looking for a Senior CPU Design Engineer! NVIDIA is seeking best-in-class CPU Design Engineers to design the world’s leading CPUs....  ...positions. The base salary range is 168,000 USD - 264,500 USD for Level 4, and 196,000 USD - 310,500 USD for Level 5.You will also be... 
    Full time
    Remote work

    Nvidia

    Santa Clara, CA
    2 days ago
  • $168k - $264.5k

    We are now looking for a Senior ASIC Design Engineer - DFX!NVIDIA has continuously reinvented itself over two decades. Our invention of the...  .... The base salary range is 168,000 USD - 264,500 USD for Level 4, and 196,000 USD - 310,500 USD for Level 5.You will also be... 
    Full time

    Nvidia

    Santa Clara, CA
    5 hours ago
  • $136k - $218.5k

    NVIDIA is looking for a Senior SOC Design Engineer to join our SOC Design team! At NVIDIA, you'll...  ...GPUs and SOCs Develop and refine system-level methodologies and tools for efficient SOC...  ...and 168,000 USD - 264,500 USD for Level 4. You will also be eligible for equity and... 
    Full time

    NVIDIA

    Santa Clara, CA
    13 days ago
  • $164.47k - $311.89k

     ...Details:Job Description: As a Physical Design Timing Engineer, you will play a pivotal role in shaping...  ...possibilities.Key Responsibilities:Perform SOC level timing analysis and optimization,...  ...master’s degree with 6+ years or PhD with 4+ years in Electrical Engineering or... 
    Full time
    Internship
    Local area
    Immediate start
    Shift work

    Intel

    Santa Clara, CA
    4 days ago

Do you want to receive more vacancies?

Subscribe and receive similar vacancies to Turbine Design Engineer Level 4. Be the first to apply!