Sign up to access all features of our service.
  • Job search
  • Favorites
  • Create a CV
    New
  • Salaries
  • Subscriptions

Design Verification Engineer, Principal

$161.3k - $260k

d-Matrix

At d-Matrix , we are focused on unleashing the potential of generative AI to power the transformation of technology. We are at the forefront of software and hardware innovation, pushing the boundaries of what is possible.Our culture is one of respect and collaboration. We value humility and believe in direct communication.Our team is inclusive , and our differing perspectives allow for better solutions.We are seeking individuals passionate about tackling challenges and are driven by execution. Ready to come find your playground? Together , we can help shape the endless possibilities of AI. Location: Hybrid, working onsite at our Santa Clara, CA headquarters 3 days per week.

  • The role: Design Verification Engineer, Principal _
  • What you will do: _
We want to build a company and a culture that sustains the tests of time. We offer the candidate a very unique opportunity to express themselves and become a future leader in an industry that will have a huge influence globally. We are striving to build a culture of transparency, inclusiveness and intellectual honesty while ensuring all our team members are always learning and having fun on the journey. We have built the industry's first highly programmable in-memory computing architecture that applies to a broad class of applications from cloud to edge. The candidate will get to work on a path breaking architecture with a highly experienced team that knows what it takes to build a successful business. _ What you will bring: _ Minimum: BS in Electrical Engineering, Computer Science or related field with 15+ years of Industry experience or MS Electrical Engineering, Computer Science or related field preferred with 12+ years industry experience. Experience in SoC verification cycle from architecture to tape out to bring up. Good knowledge of verification methodologies such as UVM/OVM etc. Hands on ASIC-SoC Design verification tests and debug experience. Fluency with SystemVerilog randomization constraints, coverage, and assertions methodology. Good problem-solving skills, and the passion to take on challenges (particularly in AI domain). Good experience with SystemVerilog, and verification methodology (UVM/OVM/VMM). Passionate about AI and thriving in a fast-paced and dynamic startup culture. Preferred: Experience with C/C++, SystemC (a big plus!) Successfully lead creation/implementation of multiple SoC verification environments and tape out efforts. Equal Opportunity Employment Policy d-Matrix is proud to be an equal opportunity workplace and affirmative action employer. We're committed to fostering an inclusive environment where everyone feels welcomed and empowered to do their best work. We hire the best talent for our teams, regardless of race, religion, color, age, disability, sex, gender identity, sexual orientation, ancestry, genetic information, marital status, national origin, political affiliation, or veteran status. Our focus is on hiring teammates with humble expertise, kindness, dedication and a willingness to embrace challenges and learn together every day. d-Matrix does not accept resumes or candidate submissions from external agencies. We appreciate the interest and effort of recruitment firms, but we kindly request that individual interested in opportunities with d-Matrix apply directly through our official channels. This approach allows us to streamline our hiring processes and maintain a consistent and fair evaluation of al applicants. Thank you for your understanding and cooperation. Compensation $161.3K - $260K Offers Equity Offers Bonus The pay range below is for all roles at this level across all US locations and functions. Individual pay rates depend on a number of factors - including the role's function and location, as well as the individual's knowledge, skills, experience, education, and training. We also offer incentive opportunities that reward employees based on individual and company performance.This is in addition to our diverse package of benefits centered around the wellbeing of our employees and their loved ones. In addition to the usual Medical/Dental/Vision/401k, our inclusive rewards plan empowers our people to care for their whole selves. An investment in your future is an investment in ours. #J-18808-Ljbffr d-Matrix

Vacancy posted 17 hours ago
Similar jobs that could be interesting for youBased on the Design Verification Engineer, Principal in Santa Clara, CA vacancy
  • $198k - $248k

    ~ Compensation: USD 198,000 - USD 248,000 - yearly Job Description We are seeking a Principal Design Verification Engineer to provide technical leadership for verification of next-generation semiconductor memory interface products, including data buffer silicon... 
    Principal

    Renesas Electronics Corp.

    San Jose, CA
    1 day ago
  •  ...to create scalable, secure, and user-friendly applications. As we continue to grow, we’re looking for a skilled Principal Design Verification Engineer to join our dynamic team and contribute to our mission of transforming business processes through technology.... 
    Principal
    Local area
    Visa sponsorship
    Relocation package

    Bright Vision Technologies

    Santa Clara, CA
    1 day ago
  • $293k

     ...Ampere is a semiconductor design company for a new era, leading the future of computing with an innovative approach to CPU design...  ...Role: As a Distinguished Emulation & FPGA Prototyping Verification Engineer, you will apply extensive, specialized expertise and visionary... 
    Principal
    Local area

    Ampere Computing LLC

    Santa Clara, CA
    2 days ago
  • $231.44k - $282.88k

     ...solutions of tomorrow across every market segment of chip design, including artificial intelligence, machine learning,...  ...Job Description About the Role SiFive is looking for a Principal Design Verification Engineer to lead verification strategy and execution for a... 
    Principal
    Work experience placement

    SiFive, Inc.

    Santa Clara, CA
    1 day ago
  •  ...TeraWave, a revolutionary satellite communications network designed to deliver symmetrical data speeds of up to 6 Tbps...  ...connectivity for critical operations worldwide. Principal Modem PHY IP Design Verification Engineer This role is responsible for developing robust... 
    Principal
    Worldwide

    Blue Origin

    Cupertino, CA
    2 days ago
  • About the Role SiFive is looking for a Principal Design Verification Engineer to lead verification of CPU-subsystem power-management functionality across complex SoC and subsystem environments, with a strong emphasis on data‑center‑grade quality, resiliency, and signoff... 
    Principal
    Immediate start

    SiFive

    Santa Clara, CA
    1 day ago
  • Responsibilities Lead verification planning and execution for CPU frontend...  ...Partner with architects and designers from early feature-...  ...frontend behaviors. Mentor engineers across the organization and...  ...verification appropriate for a Principal/T6 role. 8+ years of direct... 
    Principal

    SiFive

    Santa Clara, CA
    1 day ago
  • SiFive is looking for a Principal Design Verification Engineer to lead verification strategy and execution for CPU Core Hardware Prefetch in a high‑performance out‑of‑order core. This senior tech‑lead role will define architecture‑aware verification strategy, identify... 
    Principal

    SiFive

    Santa Clara, CA
    1 day ago
  • $210k - $355k

     ...actively developing the technologies to make this possible, with the ultimate goal of enabling human life on Mars.PRINCIPAL DESIGN VERIFICATION ENGINEER (SILICON ENGINEERING)At SpaceX we’re leveraging our experience in building rockets and spacecraft to deploy Starlink... 
    Principal
    Permanent employment
    Temporary work
    Worldwide
    Weekend work

    SpaceX

    Palo Alto, CA
    1 day ago
  • $142.8k - $274.8k

     ...Silicon, Cloud Hardware, and Infrastructure Engineering (SCHIE) is the team behind Microsoft’s...  ...AI Silicon Engineering (AISiE) SoC Design Verification team is seeking passionate, driven,...  ...AI accelerators.  We are looking for a Principal Design Verification Engineer to join... 
    Principal
    Ongoing contract
    Permanent employment
    Work at office
    Local area
    Worldwide
    3 days per week

    Microsoft

    Mountain View, CA
    1 day ago
  • $164.9k - $223.1k

    ASIC/FPGA Design and Verification Engineer - Space Electronics - (Senior or Principal) - MTV Company: The Boeing Company Boeing Space, Intelligence & Weapons Systems has an exciting opportunity for multiple ASIC/FPGA Design and Verification Engineers (Senior... 
    Principal
    Permanent employment
    Work experience placement
    Interim role
    Relocation
    Visa sponsorship
    Work visa
    Flexible hours
    Shift work
    Day shift

    Boeing Company

    Mountain View, CA
    2 days ago
  •  ...subsystem and standard interfaces using SystemVerilog/UVM. Develop verification plans, UVM testbenches, test cases, assertions (SVA), and...  ...management, and exception handling. Execute regressions, debug RTL/design issues, and drive functional and code coverage closure.... 

    ACL Digital

    San Jose, CA
    1 day ago
  • $168k - $264.5k

     .... Come join the team and see how you can make a lasting impact on the world.NVIDIA is seeking best-in-class ASIC Verification Engineers to verify the design and implementation of the world’s leading inference accelerator. This position offers the opportunity to have real... 
    Full time

    Nvidia

    Santa Clara, CA
    5 days ago
  •  ...perspectives. Join us as we shape the future of AI and beyond. Together, we advance your career. THE ROLE: As a Senior CPU Design Verification Engineer, you will join a CPU testbench infrastructure team responsible for building scalable verification environments for next-... 

    AMD

    Santa Clara, CA
    2 days ago
  • $124k - $208.4k

     ...segments) consumed by millions of people around the world. Come build with us!Role and ResponsibilitiesAs a Senior GPU Design Verification Engineer - GCDV, you will contribute to the verification of top-level graphic core for Samsung’s next-generation mobile GPU.This... 
    Hourly pay
    Full time
    Relocation

    Samsung Semiconductor

    San Jose, CA
    1 day ago
  • $164.47k - $311.89k

    Job Details:Job Description: About the RoleIntel is seeking a Senior Design Verification Engineer for the Silicon Chassis team. In this role, you will own end-to-end verification of critical chassis and interconnect IP blocks from planning through signoff. You will drive... 
    Full time
    Internship
    Local area
    Immediate start
    Shift work

    Intel

    Santa Clara, CA
    5 days ago
  • $136k - $218.5k

    We're now looking for a Senior Digital Design Verification Engineer! NVIDIA has continuously reinvented itself over two decades. Our invention of the GPU in 1999 sparked the growth of the PC gaming market, redefined modern computer graphics, and revolutionized parallel... 
    Full time

    Nvidia

    Santa Clara, CA
    5 days ago
  •  ...enterprise environments, including Goldman Sachs, IBM Cloud, Microsoft Azure, and Oracle.THE PERSON:We are seeking a high‑impact Design Verification Engineer with strong technical depth, ownership, and the ability to drive verification closure on complex, high‑performance ASIC... 

    AMD

    Santa Clara, CA
    5 days ago
  • $122.44k - $232.19k

     ...workloads.Position OverviewWe are seeking experienced pre-silicon verification engineers who are passionate about driving innovation at the...  ...hardware implementation. Working closely with architecture, design, and software teams, you will help drive verification strategies... 
    Full time
    Local area
    Immediate start
    Shift work

    Intel

    Santa Clara, CA
    1 day ago
  • $129.2k - $209k

     ...problem-solving, stronger relationships, and the kind of precision that drives great outcomes.Job SummaryYour Career As a Design Verification engineer on the ASIC team, you will ensure that the ASICs in our groundbreaking next-generation firewall products meet or exceed... 
    Full time
    Casual work
    Work at office

    Palo Alto Networks

    Santa Clara, CA
    2 days ago
  • $130k - $221k

     ...information into intelligence, inspiring the world to learn, communicate and advance faster than ever.About the Role As a Senior Design Verification Engineer, you will develop and support the tools, automation, and flows used to design, verify, and tape out advanced memory... 
    Full time
    Local area
    Immediate start

    Micron

    San Jose, CA
    4 days ago
  • $180.2k - $297.2k

     ...by millions of people around the world. Come build with us!Role and ResponsibilitiesWe are seeking a highly skilled GPU Design Verification Engineer (GCDV) to join our team at SARC/ACL. As a key member of our team, you will concentrate on graphics core verification, with... 
    Hourly pay
    Full time
    Relocation

    Samsung Semiconductor

    San Jose, CA
    2 days ago
  • $151k - $251.8k

     ...performance computing devices consumed by millions of people around the world. Come build with us!Role and ResponsibilitiesAs a Design Verification Engineer, you will contribute to the verification of System IP, including coherent interconnects and caches. The ideal candidate... 
    Hourly pay
    Full time
    Relocation

    Samsung Semiconductor

    San Jose, CA
    5 days ago
  • $141.91k - $269.1k

     ...Details:Job Description: Performs functional verification of graphics logic components, including...  ..., media, and display, to ensure design will meet specification requirements.Defines...  ...’s degree in electronics, computer engineering, or related engineering with 5+ years of... 
    Full time
    Local area
    Immediate start
    Shift work

    Intel

    Santa Clara, CA
    3 days ago
  • Position:Design Verification Engineer (Einfochips)Job Description:Experience: 6+ YearsLocation: San Jose CAJob Description:What candidate will Be Doing:At-least 6+ years of experience in System Verilog HVL and C++/CAt-least 6+ year of experience in UVM.Experience in complete... 
    Full time
    Work at office

    Arrow ECS

    San Jose, CA
    4 days ago
  • $163k - $236k

     ...SystemC) using bit-exact and fixed-point verification methodologies.Verify the stability,...  ...Number Modeling (RNM) or SystemVerilog-AMS.Design, implement, and maintain scalable UVM-...  ...:Bachelor's degree in Electrical Engineering, Computer Engineering, or a related technical... 
    Worldwide

    Google

    Sunnyvale, CA
    6 days ago
  • $167.7k - $245.2k

     ...Because full product development—from design to qualification to production—is within...  ...Your ImpactParticipate in the ASIC design verification for Cisco high-end switching products....  ...electrical/computer science/computer engineering/related degree and 7+ years of related... 
    Full time
    Temporary work
    Local area
    Flexible hours

    CISCO Systems

    San Jose, CA
    2 days ago
  •  ...Texas Instruments is looking for a candidate that is interested in working in a challenging, fast-paced environment. As a Design Verification Engineer-AMS you will get to directly interact with one of TI's high-volume and high-impact customers and will help architect new... 
    Local area
    Immediate start

    Texas Instruments

    Santa Clara, CA
    5 days ago
  •  ...joining us to collaborate, contribute, and revolutionize AI silicon and system.DescriptionWe are looking for an experienced design verification engineer to join our SoC team at Baidu’s Sunnyvale office. The successful candidate will be a motivated self-starter who will... 
    Work at office

    Baidu

    Sunnyvale, CA
    3 days ago
  • Job-ID: 25018295Category: Engineering - Product DevLocation: Santa Clara, CA, United StatesPosted: 2026-09-29Base Range: 102,000-1...  ...YesChange the world. Love your job. Texas Instruments is seeking Design Verification Engineer. In this role you will confirm the accuracy of... 
    Local area

    Texas Instruments

    Santa Clara, CA
    3 days ago

Do you want to receive more vacancies?

Subscribe and receive similar vacancies to Design Verification Engineer, Principal. Be the first to apply!