Sign up to access all features of our service.
  • Job search
  • Favorites
  • Create a CV
    New
  • Salaries
  • Subscriptions

Senior Principal Emulation Design Verification Engineer

$293k

Ampere Computing LLC

Ampere is a semiconductor design company for a new era, leading the future of computing with an innovative approach to CPU design focused on high-performance, energy efficient AI compute.

As a pioneer in the new frontier of energy efficient high-performance computing, Ampere is part of the Softbank Group of companies driving sustainable computing for AI, Cloud, and edge applications.

Join us at Ampere and work alongside a passionate and growing team — we’d love to have you apply!

About the Role:

As a Distinguished Emulation & FPGA Prototyping Verification Engineer, you will apply extensive, specialized expertise and visionary leadership to strategically deliver high-quality, next‑gen AI‑integrated server‑class SoCs. This pivotal role leads significant, unique technical challenges, requiring incisive evaluation of complex data and intangible factors. You will spearhead SoC design emulation verification and FPGA Prototyping efforts for server‑class AI cloud‑native processors, ensuring exemplary performance and absolute data consistency.

What You’ll Achieve:

  • Drive FPGA Prototyping efforts for SoC verification firmware/software environments.
  • Develop and enable a wide range of test content for SOC verification using C/C++, Python, SystemVerilog.
  • Develop strategies and solutions to support HSIO interfaces in an FPGA environment.
  • Collaborate with architecture and design team to debug failures using advanced debugging techniques.
  • Work across internal groups and international teams, to share knowledge, tackle solutions, enhance your skills, while shaping product quality.
  • Mentor/guide the work of junior engineers.

About you:

  • 12+ years of SoC emulation‑based verification expertise.
  • 7+ years of proven experience leading and optimizing FPGA Prototyping efforts within a SoC verification environment.
  • Expert‑level proficiency in debugging complex RTL issues.
  • Highly skilled in developing comprehensive and effective test cases.
  • Advanced proficiency in C/C++ and Python.
  • Practical experience supporting HSIO devices in an FPGA enviroment.
  • Solid understanding of ARM and/or x86 Architecture principles.
  • Additional skills highly desired: Prior knowledge with PCIe, Ethernet, DDR, HBM, PCIe, CXL, AMBA (AXI / CHI), System C, Testbench Development.

Education:

  • BS degree in Electrical Engineering, Computer Engineering, or Computer Science & 15 years of related experience; MS degree & 12 years

What we’ll offer:

At Ampere we believe in taking care of our employees and providing a competitive total rewards package that includes base pay, cash long‑term incentive, and comprehensive benefits. The full base pay range for this role is between $293,000 and $440,000.

Our benefits include health, wellness, and financial programs that support employees through every stage of life.

Benefit highlights include:

  • Premium medical insurance, dental insurance, vision insurance, as well as income protection and a 401K retirement plan, so that you can feel secure in your health and financial future.
  • Unlimited Flextime and 10+ paid holidays so that you can embrace a healthy work‑life balance.
  • A variety of healthy snacks, energizing espresso, and refreshing drinks to keep you fueled and focused throughout the day.

Invent the future with us. Ampere is a semiconductor design company for a new era, leading the future of computing with an innovative approach to CPU design focused on high-performance, energy efficient AI compute. As a pioneer in the new frontier of energy efficient high-performance computing, Ampere is part of the Softbank Group of companies driving sustainable computing for AI, Cloud, and edge applications. Join us at Ampere and work alongside a passionate and growing team — we’d love to have you apply!

About the Role:

As a Distinguished Emulation & FPGA Prototyping Verification Engineer, you will apply extensive, specialized expertise and visionary leadership to strategically deliver high-quality, next‑gen AI‑integrated server‑class SoCs. This pivotal role leads significant, unique technical challenges, requiring incisive evaluation of complex data and intangible factors. You will spearhead SoC design emulation verification and FPGA Prototyping efforts for server‑class AI cloud‑native processors, ensuring exemplary performance and absolute data consistency.

What You’ll Achieve:

  • Drive FPGA Prototyping efforts for SoC verification firmware/software environments.
  • Develop and enable a wide range of test content for SOC verification using C/C++, Python, SystemVerilog.
  • Develop strategies and solutions to support HSIO interfaces in an FPGA environment.
  • Collaborate with architecture and design team to debug failures using advanced debugging techniques.
  • Work across internal groups and international teams, to share knowledge, tackle solutions, enhance your skills, while shaping product quality.
  • Mentor/guide the work of junior engineers.

About you:

  • 12+ years of SoC emulation‑based verification expertise.
  • 7+ years of proven experience leading and optimizing FPGA Prototyping efforts within a SoC verification environment.
  • Expert‑level proficiency in debugging complex RTL issues.
  • Highly skilled in developing comprehensive and effective test cases.
  • Advanced proficiency in C/C++ and Python.
  • Practical experience supporting HSIO devices in an FPGA enviroment.
  • Solid understanding of ARM and/or x86 Architecture principles.
  • Additional skills highly desired: Prior knowledge with PCIe, Ethernet, DDR, HBM, PCIe, CXL, AMBA (AXI / CHI), System C, Testbench Development.

Education:

  • BS degree in Electrical Engineering, Computer Engineering, or Computer Science & 15 years of related experience; MS degree & 12 years

What we’ll offer:

At Ampere we believe in taking care of our employees and providing a competitive total rewards package that includes base pay, cash long‑term incentive, and comprehensive benefits. The full base pay range for this role is between $293,000 and $440,000.

Our benefits include health, wellness, and financial programs that support employees through every stage of life.

Benefit highlights include:

  • Premium medical insurance, dental insurance, vision insurance, as well as income protection and a 401K retirement plan, so that you can feel secure in your health and financial future.
  • Unlimited Flextime and 10+ paid holidays so that you can embrace a healthy work‑life balance.
  • A variety of healthy snacks, energizing espresso, and refreshing drinks to keep you fueled and focused throughout the day.

#LI-GW1 #LI-Hybrid

Ampere is an inclusive and equal opportunity employer and welcomes applicants from all backgrounds. All qualified applicants will receive consideration for employment without regard to race, color, national origin, citizenship, religion, age, veteran and/or military status, sex, sexual orientation, gender, gender identity, gender expression, physical or mental disability, or any other basis protected by federal, state or local law.

#J-18808-Ljbffr

Vacancy posted 15 hours ago
Similar jobs that could be interesting for youBased on the Senior Principal Emulation Design Verification Engineer in Santa Clara, CA vacancy
  • $122.44k - $232.19k

     ...OverviewWe are seeking experienced pre-silicon verification engineers who are passionate about driving...  ...spanning software, RTL, and emulation platforms to validate these novel architectures...  .... Working closely with architecture, design, and software teams, you will help... 
    Senior
    Full time
    Local area
    Immediate start
    Shift work

    Intel

    Santa Clara, CA
    5 days ago
  • $129.2k - $209k

     ...precision that drives great outcomes.Job SummaryYour Career As a Design Verification engineer on the ASIC team, you will ensure that the ASICs in our...  ...You will work on diverse platforms including simulation, emulation, formal verification, and silicon validation. We expect... 
    Senior
    Full time
    Casual work
    Work at office

    Palo Alto Networks

    Santa Clara, CA
    1 day ago
  • $164.47k - $311.89k

     ...Details:Job Description: About the RoleIntel is seeking a Senior Design Verification Engineer for the Silicon Chassis team. In this role, you will own...  ...tools (JasperGold, VC Formal, or similar) and emulation or FPGA-based verification; track record of combining formal... 
    Senior
    Full time
    Internship
    Local area
    Immediate start
    Shift work

    Intel

    Santa Clara, CA
    4 days ago
  • $250k - $300k

     ...ResponsibilitiesWork with architects, designers, post silicon and software engineers to ensure a high-quality design...  ...silicon.Develop and implement verification strategies, detailed tests and coverage...  ...issues across simulation, emulation, and silicon bring-up phases.Continuously... 
    Senior

    Cerebras Systems

    Sunnyvale, CA
    4 days ago
  • $148.5k - $165k

     ...requirements. Discover more at Role Overview As a Senior Design Verification Engineer, you will help define and deliver robust verification...  ...~ Knowledge of protocol checkers, formal verification, emulation, or hardware acceleration methodologies. ~... 
    Senior
    Flexible hours

    Astera Labs

    San Jose, CA
    2 days ago
  •  ...Senior Design Verification Engineer This role has been designed as 'Hybrid' with a requirement that you will work on average 2 days per week from...  ...Verification Engineer with specialized knowledge and experience in emulation-based verification to join our engineering team. In this... 
    Senior
    Work at office
    2 days per week

    Hewlett Packard Enterprise

    Sunnyvale, CA
    1 day ago
  •  ...delivers world‑class end‑to‑end engineering solutions by leveraging...  ..., perpetually driven to design, develop, and test as a...  ...Experience Level Senior Design Verification Engineer (6–14 years of relevant...  ...teams (Design, Model, Emulation and Silicon validation teams... 
    Senior
    Full time
    Remote work
    Flexible hours

    QuEST Global

    Sunnyvale, CA
    9 hours ago
  • $200k - $300k

     ...Role Overview We are looking for talented Design Verification Engineers to help verify and deliver Velaura's next-generation Physical AI SoC...  ..., UVM, C/C++, assertions, formal verification, emulation, and related methodologies. • Collaborate with architects... 
    Senior
    Flexible hours

    Velaura

    Santa Clara, CA
    3 days ago
  •  ...we invite you to apply for this job.Job DescriptionThe Senior Emulation Design Engineer position is your opportunity to join one of the industry...  ...automationPreferred qualifications include: experience in design verification, hardware/software co-simulation, Linux device drivers,... 
    Senior

    Axiado Corporation

    San Jose, CA
    1 day ago
  • $154k - $286k

     ...shape the future of system-level chip design verification. In this highly visible, customer-facing...  ...Cadence’s market-leading hardware emulation and FPGA prototyping platforms. You will...  ...the gap between customers, Applications Engineering (AE), Product Engineering (PE), and R&... 
    Principal
    Senior

    Cadence Design Systems

    San Jose, CA
    3 days ago
  • $200k - $300k

     ...Role Overview We are looking for talented Design Verification Engineers to help verify and deliver Velaura’s next-generation Physical AI SoC...  ...SystemVerilog, UVM, C/C++, assertions, formal verification, emulation, and related methodologies. Collaborate with... 
    Senior
    Flexible hours

    Velaura AI, Inc.

    Santa Clara, CA
    15 hours ago
  •  ...Responsibilities: Set vision and strategy for ASIC verification methodology and execution across...  .... Influence ASIC architecture and design to enable robust verification and high-...  ...verification methodologies including emulation. Experience architecting verification... 

    Anysilicon

    San Jose, CA
    2 hours ago
  •  ...subsystem and standard interfaces using SystemVerilog/UVM. Develop verification plans, UVM testbenches, test cases, assertions (SVA), and...  ...management, and exception handling. Execute regressions, debug RTL/design issues, and drive functional and code coverage closure.... 
    Senior

    ACL Digital

    San Jose, CA
    5 days ago
  • $168k - $264.5k

     .... Come join the team and see how you can make a lasting impact on the world.NVIDIA is seeking best-in-class ASIC Verification Engineers to verify the design and implementation of the world’s leading inference accelerator. This position offers the opportunity to have real... 
    Senior
    Full time

    Nvidia

    Santa Clara, CA
    4 days ago
  • $136k - $218.5k

    We're now looking for a Senior Digital Design Verification Engineer! NVIDIA has continuously reinvented itself over two decades. Our invention of the GPU in 1999 sparked the growth of the PC gaming market, redefined modern computer graphics, and revolutionized parallel... 
    Senior
    Full time

    Nvidia

    Santa Clara, CA
    4 days ago
  •  ...Azure, and Oracle.THE PERSON:We are seeking a high‑impact Design Verification Engineer with strong technical depth, ownership, and the ability...  ...with RTL design, architecture, validation, firmware, and emulation/HAPS teams to ensure high‑quality deliverables.Participate... 
    Senior

    AMD

    Santa Clara, CA
    4 days ago
  • $124k - $208.4k

     ...market segments) consumed by millions of people around the world. Come build with us!Role and ResponsibilitiesAs a Senior GPU Design Verification Engineer - GCDV, you will contribute to the verification of top-level graphic core for Samsung’s next-generation mobile GPU.... 
    Senior
    Hourly pay
    Full time
    Relocation

    Samsung Semiconductor

    San Jose, CA
    5 days ago
  • \"\"MINIMUM 08 YEARS OF EXPERIENCE REQUIRED\"\" Design Verification of SOCs with embedded ARM CPUs, DSPs, DDR3, peripherals and interconnect...  ...ability to work independently and interface effectively with engineers across divisions and remote locations #J-18808-Ljbffr
    Senior
    Remote work

    QuEST Global

    San Jose, CA
    3 days ago
  • $200k - $300k

     ...Senior ASIC Design Verification Engineer Join Ethernovia's team to make a lasting impact on the future of packet processor-centric networking solutions to support the real-time sensor, Physical AI, and control data demands of software-defined autonomy across vehicles... 
    Senior
    Flexible hours

    Ethernovia

    San Jose, CA
    5 days ago
  •  ...We are seeking a Principal Design Verification Engineer to provide technical leadership for verification of next-generation semiconductor memory interface products including data buffer silicon. This role will drive verification strategy and execution for complex digital... 
    Principal
    Full time
    Remote work

    Renesas Electronics

    San Jose, CA
    17 days ago
  •  ...Senior Design Verification Engineer Location: On-site in Santa Clara, CA Job Type: Full-Time Client is an innovative high-tech startup delivering breakthrough infrastructure solutions in AI. With a rapidly growing team and cutting-edge stack, we're building for scale... 
    Senior
    Full time

    InterSources

    Santa Clara, CA
    2 days ago
  • $182k - $319k

     ...at least one piece of hardware that we designed, developed, manufactured or service....  ...and the top 3 non-X86 server providers engineering solutions for this generation and the...  ...Let’s engineer the future together.The Senior Principal, Design Engineering will be responsible... 
    Principal
    Senior
    Local area

    Celestica

    San Jose, CA
    5 days ago
  • $142.6k - $206.5k

     ...development, which includes participating in high-level product specifications, logic/RTL design and implementation, RTL verification, IP FPGA validation and debugging. As Lead DV Engineer focusing on IP Verification & Validation, you will carry out design validation for... 
    Senior
    Local area
    Shift work

    191 Altera Corporation

    San Jose, CA
    2 days ago
  •  ...Design Verification Engineer We are seeking an experienced Design Verification Engineer to support the development and verification of high-performance IPs, including compute arrays, DMA engines, Networks-on-Chip (NoCs), crossbars, and memory subsystems. The ideal... 
    Senior
    Local area
    Night shift

    NESCO Inc

    San Jose, CA
    2 days ago
  •  ...Application Engineering Application Engineering Description Chips Talk, We Listen proteanTecs is agame-changing startupthat...  ...growth. We are looking for a We are looking for a Senior Design Verification Engineer to join a global team of Application Engineers... 
    Senior
    Work at office

    proteanTecs

    Santa Clara, CA
    2 days ago
  • $163k - $236k

    Lead CAD methodology engineers to provide support for chip Design Verification (DV) teams, and manage and mitigate support issues for tool flows.Partner with Chip...  ...its integration within AI/ML-driven systems.As a Senior Engineer within Google's Silicon team, you will help... 
    Senior
    Worldwide

    Google

    Sunnyvale, CA
    1 day ago
  • $182.36k - $273.2k

     ...this role you’ll be a member of the Data Center Engineering business group. Our group owns the digital design of high performance mixed signal ICs used in high...  ...of timing, closely work with design verification teams to review test plans and execution of test... 
    Principal
    Senior
    Permanent employment
    Full time
    Internship
    Work from home

    Marvell

    Santa Clara, CA
    1 day ago
  • $142.8k - $274.8k

     ...Hardware and Infrastructure Engineering (SCHIE) is the team behind...  ...Silicon Engineering (AISiE) SoC Design Verification team is seeking passionate...  .... We are looking for a Principal Design Verification Engineer...  ...testbench simulation and emulation fails. ~ Develop Makefiles... 
    Principal
    Ongoing contract
    Permanent employment
    Full time
    Work at office
    Local area
    Worldwide

    Microsoft

    Mountain View, CA
    11 days ago
  • $119.8k - $234.7k

     ...Hardware and Infrastructure Engineering (SCHIE) is the team...  ...SCHIE is responsible for design development manufacturing...  ...We are looking for a Senior Silicon Design Verification Engineer to join the team...  ...maintaining FPGA prototyping or emulation platforms (such as HAPS... 
    Senior
    Ongoing contract
    Permanent employment
    Full time
    Work at office
    Local area
    Worldwide

    Microsoft

    Mountain View, CA
    12 days ago
  • $210.87k - $329.86k

     ...and intelligent automation across its Hardware Engineering organization to improve engineering productivity...  ..., accelerate development cycles, and improve design quality and first-time-right execution.We are seeking a senior AI Architect - Hardware Engineering to lead this... 
    Principal
    Senior
    Temporary work
    Local area
    Worldwide
    Shift work

    Celestica

    San Jose, CA
    1 day ago

Do you want to receive more vacancies?

Subscribe and receive similar vacancies to Senior Principal Emulation Design Verification Engineer. Be the first to apply!