Sign up to access all features of our service.
  • Job search
  • Favorites
  • Create a CV
    New
  • Salaries
  • Subscriptions

Senior Design Verification Engineer

$200k - $300k

Velaura

Role Overview

We are looking for talented Design Verification Engineers to help verify and deliver Velaura's next-generation Physical AI SoC. In this role, you will work closely with architects, RTL engineers, software engineers, and system teams to verify complex hardware blocks and system-level behavior across the entire platform. You will help establish confidence in the correctness, performance, reliability, and safety of the architecture-from individual RTL blocks to complete HW/SW systems running real-world workloads. We welcome engineers at all experience levels who enjoy understanding systems, finding corner cases, and solving challenging technical problems.

Responsibilities

• Develop and execute verification strategies for key portions of the Velaura SoC.

• Build verification environments using SystemVerilog, UVM, C/C++, assertions, formal verification, emulation, and related methodologies.

• Collaborate with architects and RTL engineers to define verification plans, coverage goals, and correctness criteria.

• Verify compute engines, memory subsystems, interconnect fabrics, control processors, DMA engines, and other critical SoC infrastructure.

• Perform HW/SW co-verification involving firmware, drivers, runtime software, and operating system interactions.

• Verify performance, latency, bandwidth, QoS, and real-time system behavior under representative workloads.

• Develop assertions, checkers, scoreboards, and automated verification infrastructure.

• Participate in emulation, FPGA prototyping, and pre-silicon software bring-up activities.

• Drive bug investigation, root-cause analysis, and debug across hardware and software boundaries.

• Post-silicon debug and root cause analysis.

• Leverage modern engineering tools, including AI-assisted verification workflows, to improve productivity, quality, and coverage.

• Contribute to a culture of technical excellence and continuous improvement.

Required Qualifications

• 10+ Years of experience verifying complex digital systems.

• Strong analytical and problem-solving skills.

• Strong understanding of computer architecture, microarchitecture, SoC architecture and digital design fundamentals.

• Experience in understanding low power methodologies and verification criteria.

• Strong understanding of CDC issues, clocking and reset verification.

• Experience with SystemVerilog, UVM, C/C++, assertions, coverage-driven verification, and related methodologies.

• Familiarity with formal verification techniques and tools.

• Experience with emulation, FPGA prototyping, or pre-silicon validation environments.

• Understanding of memory systems, interconnect fabrics, caches, DMA engines, processors, or accelerator architectures.

• Experience debugging complex system-level issues.

• Ability to work effectively in a collaborative, multidisciplinary engineering environment.

Preferred Qualifications

• Experience with one or more of the following standards: ISO 26262, IEC 61508, IEC 61511, ISO 13849

• Experience with AI, machine learning, or edge AI hardware.

• Familiarity with robotics, drones, autonomous vehicles, or industrial automation systems.

• Experience verifying QoS, latency-sensitive, or real-time systems.

• Experience with HW/SW co-verification and system-level validation.

• Exposure to performance modeling, profiling, and workload characterization.

• Experience using modern AI tools and workflows to accelerate engineering productivity.

• Background in CPUs, GPUs, AI accelerators, networking and communications silicon, storage and data movement architectures, robotics and autonomous systems, automotive and ADAS platforms, aerospace and defense systems,
real-time and safety-critical computing, or functional safety architectures and methodologies.

$200,000 - $300,000 a year
Compensation & Benefits

At Velaura, we believe exceptional talent deserves exceptional rewards. Compensation for this role includes a base salary and very competitive equity compensation, allowing team members to share in the company's long-term success.

The base pay listed represents a good faith estimate that the Company reasonably expects to pay for this position at the time of hire. Actual compensation will depend on multiple factors, including the candidate's skills, qualifications, relevant experience, and geographic location.

In addition to base salary and equity compensation, Velaura offers a comprehensive benefits package that may include medical, dental, and vision coverage; paid time off; flexible work arrangements; professional development opportunities; and other benefits designed to support the well-being and growth of our team.

Velaura is committed to pay equity and transparency and regularly benchmarks compensation to ensure we remain competitive in the market.

Why Velaura?

Velaura is building next-generation compute technology for cloud, edge, and Physical AI. Our solutions will enable robots, autonomous systems, drones, and other intelligent machines to operate efficiently in the physical world.
This is an opportunity to help build foundational technology at a time when the industry is undergoing fundamental change. You will work alongside experienced leaders, architects, engineers, and operators who have delivered industry-defining products across mobile, cloud, semiconductor, and AI platforms. If you enjoy solving difficult problems, working across disciplines, and helping shape the future of Physical AI, we would love to hear from you.
Equal Employment Opportunity and Accommodations

Velaura is an Equal Opportunity Employer that is committed to inclusion and diversity. Qualified applicants will receive consideration for employment without regard to race, color, religion, national origin, gender, sexual orientation, gender identity, disability or protected veteran status. We also take affirmative action to offer employment
opportunities to minorities, women, individuals with disabilities, and protected veterans.

Velaura is committed to working with qualified individuals with physical or mental disabilities. Applicants who would like to contact us regarding the accessibility of our website or who need special assistance or a reasonable accommodation for any part of the application or hiring process may contact us at: [email protected]. This contact
information is for accommodation requests only. Evaluation of requests for reasonable accommodation will be determined on a case-by-case basis.

We may use artificial intelligence (AI) tools to support parts of the hiring process, such as reviewing applications, analyzing resumes, or assessing responses and identifying potential inconsistencies or verification signals in application materials based on available information. These tools assist our recruitment team but do not replace human judgment. Final hiring decisions are ultimately made by humans. If you would like more information about how your data is processed, please contact us.
Vacancy posted 5 days ago
Similar jobs that could be interesting for youBased on the Senior Design Verification Engineer in Santa Clara, CA vacancy
  •  ...subsystem and standard interfaces using SystemVerilog/UVM. Develop verification plans, UVM testbenches, test cases, assertions (SVA), and...  ...management, and exception handling. Execute regressions, debug RTL/design issues, and drive functional and code coverage closure.... 
    Senior

    ACL Digital

    San Jose, CA
    2 days ago
  • $168k - $264.5k

     .... Come join the team and see how you can make a lasting impact on the world.NVIDIA is seeking best-in-class ASIC Verification Engineers to verify the design and implementation of the world’s leading inference accelerator. This position offers the opportunity to have real... 
    Senior
    Full time

    Nvidia

    Santa Clara, CA
    1 day ago
  • $136k - $218.5k

    We're now looking for a Senior Digital Design Verification Engineer! NVIDIA has continuously reinvented itself over two decades. Our invention of the GPU in 1999 sparked the growth of the PC gaming market, redefined modern computer graphics, and revolutionized parallel... 
    Senior
    Full time

    Nvidia

    Santa Clara, CA
    1 day ago
  • $122.44k - $232.19k

     ...workloads.Position OverviewWe are seeking experienced pre-silicon verification engineers who are passionate about driving innovation at the...  ...hardware implementation. Working closely with architecture, design, and software teams, you will help drive verification strategies... 
    Senior
    Full time
    Local area
    Immediate start
    Shift work

    Intel

    Santa Clara, CA
    2 days ago
  • $129.2k - $209k

     ...problem-solving, stronger relationships, and the kind of precision that drives great outcomes.Job SummaryYour Career As a Design Verification engineer on the ASIC team, you will ensure that the ASICs in our groundbreaking next-generation firewall products meet or exceed... 
    Senior
    Full time
    Casual work
    Work at office

    Palo Alto Networks

    Santa Clara, CA
    3 days ago
  • $164.47k - $311.89k

    Job Details:Job Description: About the RoleIntel is seeking a Senior Design Verification Engineer for the Silicon Chassis team. In this role, you will own end-to-end verification of critical chassis and interconnect IP blocks from planning through signoff. You will drive... 
    Senior
    Full time
    Internship
    Local area
    Immediate start
    Shift work

    Intel

    Santa Clara, CA
    1 day ago
  • $124k - $208.4k

     ...market segments) consumed by millions of people around the world. Come build with us!Role and ResponsibilitiesAs a Senior GPU Design Verification Engineer - GCDV, you will contribute to the verification of top-level graphic core for Samsung’s next-generation mobile GPU.... 
    Senior
    Hourly pay
    Full time
    Relocation

    Samsung Semiconductor

    San Jose, CA
    2 days ago
  • $130k - $221k

     ...information into intelligence, inspiring the world to learn, communicate and advance faster than ever.About the Role As a Senior Design Verification Engineer, you will develop and support the tools, automation, and flows used to design, verify, and tape out advanced memory... 
    Senior
    Full time
    Local area
    Immediate start

    Micron

    San Jose, CA
    5 hours ago
  • \"\"MINIMUM 08 YEARS OF EXPERIENCE REQUIRED\"\" Design Verification of SOCs with embedded ARM CPUs, DSPs, DDR3, peripherals and interconnect...  ...ability to work independently and interface effectively with engineers across divisions and remote locations #J-18808-Ljbffr
    Senior
    Remote work

    QuEST Global

    San Jose, CA
    5 days ago
  • $250k - $300k

     ...ultra high-speed inference.Key ResponsibilitiesWork with architects, designers, post silicon and software engineers to ensure a high-quality design that works first silicon.Develop and implement verification strategies, detailed tests and coverage plans based on micro-... 
    Senior

    Cerebras Systems

    Sunnyvale, CA
    1 day ago
  • $148.5k - $165k

     ...tailored architectures to meet their unique infrastructure requirements. Discover more at Role Overview As a Senior Design Verification Engineer, you will help define and deliver robust verification for next-generation connectivity silicon that enables rack-... 
    Senior
    Flexible hours

    Astera Labs

    San Jose, CA
    4 days ago
  • $200k - $300k

     ...Senior ASIC Design Verification Engineer Join Ethernovia's team to make a lasting impact on the future of packet processor-centric networking solutions to support the real-time sensor, Physical AI, and control data demands of software-defined autonomy across vehicles... 
    Senior
    Flexible hours

    Ethernovia

    San Jose, CA
    2 days ago
  •  ...Senior Design Verification Engineer Location: On-site in Santa Clara, CA Job Type: Full-Time Client is an innovative high-tech startup delivering breakthrough infrastructure solutions in AI. With a rapidly growing team and cutting-edge stack, we're building for scale... 
    Senior
    Full time

    InterSources

    Santa Clara, CA
    4 days ago
  •  ...Senior Design Verification Engineer This role has been designed as 'Hybrid' with a requirement that you will work on average 2 days per week from an HPE office. Hewlett Packard Enterprise is the global edge-to-cloud company advancing the way people live and work.... 
    Senior
    Work at office
    2 days per week

    Hewlett Packard Enterprise

    Sunnyvale, CA
    3 days ago
  • $142.6k - $206.5k

     ...development, which includes participating in high-level product specifications, logic/RTL design and implementation, RTL verification, IP FPGA validation and debugging. As Lead DV Engineer focusing on IP Verification & Validation, you will carry out design validation for... 
    Senior
    Local area
    Shift work

    191 Altera Corporation

    San Jose, CA
    4 days ago
  •  ...Global delivers world‑class end‑to‑end engineering solutions by leveraging our deep...  ...and innovation, perpetually driven to design, develop, and test as a trusted partner...  ...from you. Experience Level Senior Design Verification Engineer (6–14 years of relevant experience... 
    Senior
    Full time
    Remote work
    Flexible hours

    QuEST Global

    Sunnyvale, CA
    2 days ago
  •  ...Application Engineering Application Engineering Description Chips Talk, We Listen proteanTecs is agame-changing startupthat...  ...growth. We are looking for a We are looking for a Senior Design Verification Engineer to join a global team of Application Engineers... 
    Senior
    Work at office

    proteanTecs

    Santa Clara, CA
    4 days ago
  • $163k - $236k

    Lead CAD methodology engineers to provide support for chip Design Verification (DV) teams, and manage and mitigate support issues for tool flows.Partner with Chip...  ...its integration within AI/ML-driven systems.As a Senior Engineer within Google's Silicon team, you will help... 
    Senior
    Worldwide

    Google

    Sunnyvale, CA
    3 days ago
  • $200k - $300k

     ...Role Overview We are looking for talented Design Verification Engineers to help verify and deliver Velaura’s next-generation Physical AI SoC. In this role, you will work closely witharchitects, RTL engineers, software engineers, and system teams to verify complexhardware... 
    Senior
    Flexible hours

    Jobleads-US

    Santa Clara, CA
    3 days ago
  • $293k

     ...Ampere is a semiconductor design company for a new era, leading the future of computing with an innovative approach to CPU design...  ...Role: As a Distinguished Emulation & FPGA Prototyping Verification Engineer, you will apply extensive, specialized expertise and visionary... 
    Senior
    Local area

    Jobleads-US

    Santa Clara, CA
    3 days ago
  •  ...team and play a critical role in making a global impact, we want to talk to you. What you'll do As a founding Senior ASIC Design Verification Engineer, you will own verification of the AI Persimmons inference chiplet, that runs the smallest to largest AI models.... 
    Senior
    Flexible hours

    Persimmons

    San Jose, CA
    3 days ago
  • $163k - $236k

    Plan the verification of complex digital design blocks by understanding the design specification and interacting with design engineers to identify important verification scenarios.Create and enhance constrained-random verification environments using SystemVerilog and UVM... 
    Senior
    Worldwide

    Google

    Sunnyvale, CA
    4 days ago
  • $163k - $236k

    Work with designers, architects, and other stakeholders to come up with detailed test plans...  ...the development process.Plan the verification of multimedia design blocks at subsystem...  ...interacting with architecture and design engineers to identify important verification scenarios... 
    Senior
    Worldwide

    Google

    Mountain View, CA
    2 days ago
  •  ...diverse perspectives. Join us as we shape the future of AI and beyond. Together, we advance your career. THE ROLE: As a Senior CPU Design Verification Engineer, you will join a CPU testbench infrastructure team responsible for building scalable verification environments for... 
    Senior

    AMD

    Santa Clara, CA
    3 days ago
  • $168k - $264.5k

     ...forefront of technological advancement.As a member of our Mixed Signal Design Validation team, you will be responsible for the bring-up and...  ...and chip bring-up activitiesTake ownership for training new engineers in validation practicesWhat we need to see:A BS degree or... 
    Senior
    Full time

    Nvidia

    Santa Clara, CA
    1 day ago
  • $163k - $236k

    Lead comprehensive verification strategies and signoff for complex blocks where the source is...  ...quality from HLS code to generated RTL.Design and maintain advanced environments, including...  ...for verifiability and mentor junior engineers on the nuances of HLS verification.Minimum... 
    Senior
    Worldwide

    Google

    Mountain View, CA
    4 days ago
  •  ...enterprise environments, including Goldman Sachs, IBM Cloud, Microsoft Azure, and Oracle.THE PERSON:We are seeking a high‑impact Design Verification Engineer with strong technical depth, ownership, and the ability to drive verification closure on complex, high‑performance ASIC... 
    Senior

    AMD

    Santa Clara, CA
    1 day ago
  • $119.8k - $234.7k

     ...Cloud Hardware, and Infrastructure Engineering (SCHIE) is the team behind Microsoft...  ...organization within SCHIE is responsible for design, development, manufacturing and...  .... We are looking for a Senior Silicon Design Verification Engineer to join the team.#SCHIE #CSMEResponsibilitiesThe... 
    Senior
    Ongoing contract
    Permanent employment
    Work at office
    Local area
    Worldwide
    3 days per week

    Microsoft

    Mountain View, CA
    1 day ago
  • $175k - $265k

     ...Matrix is building a company and culture designed to last — one grounded in transparency,...  ....What You Will DoDevelop and execute verification plans across the SoC/IP verification cycle...  ...You Will BringBS in Electrical Engineering, Computer Science, or a related field with... 
    Senior

    d-Matrix

    Santa Clara, CA
    1 day ago
  •  ...is shaping the future. Whether you’re designing next-gen processors, enabling AI breakthroughs...  ...).Collaborate closely with Functional Verification teams to support block-level...  ...cross-functional teams across multiple engineering disciplines and geographic locations.Communicate... 
    Senior

    AMD

    San Jose, CA
    12 hours ago

Do you want to receive more vacancies?

Subscribe and receive similar vacancies to Senior Design Verification Engineer. Be the first to apply!