Sign up to access all features of our service.
  • Job search
  • Favorites
  • Create a CV
    New
  • Salaries
  • Subscriptions

Principal High-Speed I/O Architect (PCIe, CXL, UA Link)

Arm, Inc.

Job Overview:At Arm, the High-Speed I/O Architect defines and designs innovative on-chip interconnect architectures-coherent and non-coherent-for scalable SoC platforms. You will work across markets including mobile, automotive, datacenter, networking, and IoT, contributing to production-quality silicon with top-tier performance and efficiency. Collaborating with multi-functional teams, you'll shape the interconnect infrastructure that powers next-generation SoCs.Responsibilities:Architect high-speed interconnect subsystems—including PCIe, CXL, and UA Link—and define coherent and non-coherent communication architectures across a range of silicon products.Define IP and subsystem roadmaps for high-speed I/O and interconnect technologies in close partnership with SoC architecture and core technology teams.Lead early architecture engagements with customers, shaping system requirements and delivering clear, implementation-ready specifications.Collaborate with performance, power, and physical design teams to optimize PCIe/CXL/UA Link subsystem behavior, bandwidth, latency, and overall system efficiency.Develop SoC architecture integrating Arm IP and high-speed I/O subsystems to meet compute, memory, and interconnect performance targets.Partner with software, firmware, and platform teams to optimize end-to-end solutions spanning hardware, drivers, and system software.Support detailed use-case exploration, workload analysis, and performance modeling to guide architectural decisions.Required Skills and Experience:8+ years of experience with coherency protocols, hierarchical cache design, and system-level coherency architectures.Deep expertise in PCIe, CXL, and UA Link protocols, including link-level behavior, transaction flows, ordering models, memory expansion/pooling, die-to-die or chiplet connectivity, and host/device integration.Consistent track record collaborating with performance, power, and physical design teams on the PCIe, CXL, and UA Link stack.Strong knowledge in areas such as heterogeneous compute, PCIe/CXL/UA Link subsystem design, security, caching, memory systems.Demonstrated communication and leadership skills with the ability to influence executive stakeholders and multi-functional teams.Bachelor’s or Master’s degree (or equivalent) in Electrical or Computer Engineering with 10+ years of experience in semiconductor architecture, design, or related roles.Nice To Have Skills and Experience:Ability to thrive in dynamic environments with shifting priorities.Constructive, strategic approach to challenge and improve status quo.Track record of delivering complex projects on time and to spec.In Return:This will be a fast paced and exciting environment with opportunities to demonstrate your strategic and innovative thinking while directly chipping in to current projects.Arm is proud to have a set of behaviors that reflect our culture and guide our decisions, defining how we work collaboratively to defy ordinary and shape extraordinary!Partner and Customer FocusCollaboration and CommunicationCreativity and InnovationTeam and Personal DevelopmentImpact and InfluenceDeliver on Your PromisesWe will ensure that individuals with disabilities are provided reasonable accommodation to participate in the job application or interview process, to perform essential job functions, and to receive other benefits and privileges of employment. Please contact us to request accommodation.Our 10x mindset guides how we engineer, collaborate, and grow. Understand what it means and how to reflect 10x in your work: #LI-MS1 Salary Range:$262,700-$355,400 per yearWe value people as individuals and our dedication is to reward people competitively and equitably for the work they do and the skills and experience they bring to Arm. Salary is only one component of Arm's offering. The total reward package will be shared with candidates during the recruitment and selection process.Accommodations at ArmAt Arm, we want to build extraordinary teams. If you need an adjustment or an accommodation during the recruitment process, please email View email address on click.appcast.io. To note, by sending us the requested information, you consent to its use by Arm to arrange for appropriate accommodations. All accommodation or adjustment requests will be treated with confidentiality, and information concerning these requests will only be disclosed as necessary to provide the accommodation. Although this is not an exhaustive list, examples of support include breaks between interviews, having documents read aloud, or office accessibility. Please email us about anything we can do to accommodate you during the recruitment process.Hybrid Working at ArmArm’s approach to hybrid working is designed to create a working environment that supports both high performance and personal wellbeing. We believe in bringing people together face to face to enable us to work at pace, whilst recognizing the value of flexibility. Within that framework, we empower groups/teams to determine their own hybrid working patterns, depending on the work and the team’s needs. Details of what this means for each role will be shared upon application. In some cases, the flexibility we can offer is limited by local legal, regulatory, tax, or other considerations, and where this is the case, we will collaborate with you to find the best solution. Please talk to us to find out more about what this could look like for you.Equal Opportunities at ArmArm is an equal opportunity employer, committed to providing an environment of mutual respect where equal opportunities are available to all applicants and colleagues. We are a diverse organization of dedicated and innovative individuals, and don’t discriminate on the basis of race, color, religion, sex, sexual orientation, gender identity, national origin, disability, or status as a protected veteran.

Vacancy posted 2 days ago
Similar jobs that could be interesting for youBased on the Principal High-Speed I/O Architect (PCIe, CXL, UA Link) in San Jose, CA vacancy
  • $200k - $250k

    Job Title: Principal RTL Design Engineer - PCIe / CXL / High-Speed SoCLocation: Santa Clara, CACompensation: $200K - $250K base DOE plus bonus and RSUs ($300K - $350K+ total comp.)Requirements: RTL Design, Verilog / SystemVerilog, PCIe / CXL / Ethernet / UALink, High-Speed... 
    Principal

    CyberCoders

    Santa Clara, CA
    1 day ago
  • $200k - $250k

    Job Title: Principal Design Verification Engineer - PCIe / High-Speed SoCLocation: Santa Clara, CACompensation: $200K - $25...  ...rework to meet coverage targets.Architect and implement bring-up and silicon...  ...(e.g., protocol analyzers, link-layer tools such as UALink) to accelerate... 
    Principal

    CyberCoders

    Santa Clara, CA
    1 day ago
  • $224k - $356.5k

     ...now looking for a Senior I/O Architect for our NVLink chip to...  ...experience over link layer architecture (Transaction...  ...interconnects (PCIE, UCIE, Chip to Chip links...  ...standard protocols CHI/CXL/AXIAble to define system...  ...opportunity employer. As we highly value diversity in our... 
    Suggested
    Full time

    Nvidia

    Santa Clara, CA
    2 days ago
  •  ...development of next generation IOs, high speed memory (LPDDRx, gDDRx, HBMx)...  ...with System/Platform & SOC architects to translate system level...  ...multi-Gbps serial interfaces (PCIE, USB, …), parallel high BW...  ...and die-to-die/chip-to-chip links PHY IPsStrong fundamentals and... 
    Suggested

    AMD

    San Jose, CA
    7 hours ago
  • $136k - $218.5k

     ...choice to join us today.The mixed-signal high-speed I/O group delivers innovative PHY designs...  ...closely with analog designers and system architects to develop micro-architecture...  ...protocols, such as Ethernet, InfiniBand, PCIe, and USB.Understanding of on-chip microcontrollers... 
    Suggested
    Full time

    Nvidia

    Santa Clara, CA
    1 day ago
  • $150k - $210k

     ...Silicon Validation Manager - High-Speed SerDes / PCIeLocation: Santa...  ...Validation, High-Speed SerDes, PCIe and/or Ethernet, UALink,...  ...Collaborate closely with SoC/PHY architects, digital and analog designers...  ...applicable) and PHY layers, including link training, LTSSM, error... 

    CyberCoders

    Santa Clara, CA
    3 days ago
  • $220.92k - $311.89k

     ...Description: The Role and ImpactAs a Principal Engineer in Analog Circuit...  ...of next-generation high-speed IO PHYs with industry-leading...  ...fundamentals, including TX/RX blocks, I/O PHY architecture , low-power design...  ...- Familiarity with UCIe and PCIe specifications- Strong... 
    Principal
    Full time
    Local area
    Immediate start
    Shift work

    Intel

    Santa Clara, CA
    2 days ago
  • $272k - $431.25k

    NVIDIA is seeking a Principal SoC Architect to join our architecture team and drive...  ...Specification & Modeling: Author high-quality architecture...  ...definitionRobotics & Automotive I/O: Practical knowledge of high-speed interfaces (PCIe, GMSL/Camera interfaces, Time-... 
    Principal
    Full time

    Nvidia

    Santa Clara, CA
    2 days ago
  •  ...Design Technologies provides high-performance, ultra-low...  ...generation of ultra high-speed SerDes IP at 448G and beyond...  ...Description We are seeking a Principal / Lead DSP & Systems Architect to own the architectural...  ...will drive end-to-end link architecture, DSP algorithm... 
    Principal

    Socket.dev

    Milpitas, CA
    3 days ago
  •  ...career. THE ROLE: You will contribute to the ASIC (chip) design for high-performance network chips: AINIC and DPU. As a member of the...  ...and implementationFront-end RTL design and integration of high-speed I/O subsystemsCollaboration with architecture, IP, and physical... 

    AMD

    Santa Clara, CA
    3 days ago
  • $168k - $264.5k

     ...Design Engineer for our Coherent High Speed Interconnect team!For two...  ...SoCs and GPUs.Collaborate with architects, external partners, software...  ...interconnect protocols like PCIE, CXL, AXI, CHI will be useful.Understanding or experience with Link layer stacks including Data link... 
    Full time

    Nvidia

    Santa Clara, CA
    1 day ago
  • $124k - $195.5k

     ...where everyone is inspired to do their best work.We're looking for a curious and driven Junior Interconnect Engineer to join our High-Speed Interconnect team onsite in Santa Clara, CA. This is a great opportunity to develop deep expertise in high-speed cable and connector... 
    Full time
    Internship

    Nvidia

    Santa Clara, CA
    2 days ago
  • $200k - $300k

    Job Title: Principal ASIC Architect - Memory Systems & AI InterconnectsJob Location: Santa Clara,...  ...ASIC Architecture, Memory Subsystems, CXL / NVLink / PCIe / UCIe/ UALink / RDMA, ARM CHI, AI...  ...AI infrastructure, with a focus on high-bandwidth optical interconnects for... 
    Principal

    CyberCoders

    Santa Clara, CA
    1 day ago
  • $164.8k - $226.6k

     ...00 applications, including high-growth ones in AI datacenters...  ..., visit: .Job Summary The Principal Hardware Signal Integrity/Power Integrity Architect is accountable for system-...  ...design Experience in high-speed interface design, e.g., DDR, PCIe, USB, and similar protocols... 
    Principal

    SiTime

    Santa Clara, CA
    2 days ago
  • $272k - $431.25k

     ...-generation orbital roadmap to speed up AI adoption. We are looking for a strong technical architect to own end-to-end system software...  ...interfaces (USB, SMBus/I2C, PCIe) and proficiency with modern management...  ...skills, good work ethics, high sense of team-work, love to... 
    Principal
    Full time
    Work experience placement
    Remote work

    Nvidia

    Santa Clara, CA
    1 day ago
  • $162.7k - $284.7k

     ...Preferred QualificationsThe Principal HPC Architect designs, builds, optimizes,...  ...deliver reliable, scalable, and high performance compute...  ...applications for CPU, GPU, memory, and I/O performance.Optimize MPI,...  ...understanding of high‑speed interconnects (InfiniBand, RoCE... 
    Principal
    Minimum wage
    Full time
    Work experience placement
    Flexible hours

    KLA-Tencor

    Milpitas, CA
    7 hours ago
  • $184k - $287.5k

    We are looking for a Senior GPU PCIe and Boot architect. NVIDIA is seeking outstanding engineers to design...  ...and infrastructure for boot, PCIe/CXL enumeration, and capability discovery....  ...be an equal opportunity employer. As we highly value diversity in our current and future... 
    Full time

    Nvidia

    Santa Clara, CA
    2 days ago
  •  ...product. As an AI/ML ASIC Architect you will help drive new...  ...interfaces like UCIe, PCIe, CXL, etc that integrates AI...  ...innovative and highly competitive adaptive accelerators...  ...a particular focus on I/O subsystems connected...  ...Familiarity with High-speed networking: InfiniBand,... 
    Full time
    Temporary work
    Work at office
    Remote work
    Flexible hours
    Shift work
    Night shift

    Sandisk

    Milpitas, CA
    1 day ago
  • $272k - $431.25k

     ...NVIDIA is seeking a world‑class Principal DRAM Architect to define, drive, and...  ...sits at the intersection of I/O design, advanced packaging,...  ...with HBM, GDDR, and LPDDR is highly valued, enabling broad architectural...  .... Lead innovation in high‑speed memory interfaces, with deep... 
    Principal

    NVIDIA

    Santa Clara, CA
    2 days ago
  •  ...the complex interconnects of high-speed Serializer/Deserializer (SerDes...  ...team, PCB team, System Architect and external partners/suppliers...  ...etc. Identify the high-speed link qualities such as loss, reflection...  ...and major interfaces (PCIe, Ethernet, DDR, etc.)Proficiency... 

    AMD

    Santa Clara, CA
    2 days ago
  • $168k - $258.75k

     ...join us today.We are now looking for a Senior High-Speed IO (HSIO) Validation Engineer!What you will be doing:Own HSIO (PCIe/NVLink) validation of products from start to finish...  ...LTSSM failures; familiarity with data link layer and transaction layer.In depth understanding... 
    Full time

    Nvidia

    Santa Clara, CA
    2 days ago
  • $136k - $218.5k

     ...Verification Engineer for our Coherent High Speed Interconnect team! For two decades, we...  ...design. This role will collaborate with architects, designers, emulation, and silicon verification...  ...standard interconnect protocols like PCIE, CXL, CHI will be useful.Strong background... 
    Full time

    Nvidia

    Santa Clara, CA
    3 days ago
  • $220.2k - $330.4k

     ...Center team is developing High performance, Energy...  ...experienced Signal Integrity Architect (individual contributor...  ...of SI for high-speed interconnects across die...  ...and/or SerDes standards (PCIe, CXL, USB, Ethernet, etc.).Experience...  ..., and PHY design/link analysis.Experience... 
    Work experience placement
    Work from home

    Qualcomm

    Santa Clara, CA
    2 days ago
  •  ...convincingly to a PCIe Gen5 device expecting multi‑gigabit speeds. You think in protocol...  ...PCIe Gen5/Gen6, CXL 2.0/3.x, UCIe, and...  ...bridge real‑world high‑speed I/O with designs...  ...transceiver configuration, link training, and...  ...tradeoff to a senior architect or customer... 

    Synopsys

    Sunnyvale, CA
    4 days ago
  • $220k - $290k

     ...next generation microLED technologies for high-performance computing and augmented reality...  ...Role As a Leading Developer for High-Speed microLED Arrays, you will bridge the gap between...  ...) Solid understanding of optical link budgets, chromatic dispersion, and optical... 
    Principal

    Inlighten Technologies

    Santa Clara, CA
    16 days ago
  • $210k - $260k

     ...Piper Companies is seeking a Principal Hardware Architect around San Jose, CA to join a cutting‑edge organization developing advanced networking...  ...electrical engineering leader with deep expertise in high‑speed, high‑power board design who can guide complex hardware platforms... 
    Principal

    Piper Companies

    San Jose, CA
    11 hours ago
  • $173.28k - $259.6k

     ...ASICs, SSD controllers, CXL devices, and domain...  ...electrical characterization, high speed SERDES validation, and...  ...Speed Interconnects (PCIe, Ethernet, CPRI, PAM4/NRZ...  ..., system integration, link training, and protocol...  ...seasoned Hardware Validation Architect to lead end-to-end... 
    Principal
    Permanent employment
    Full time
    Internship
    Work from home

    Marvell

    Santa Clara, CA
    7 hours ago
  • $191.53k - $286.9k

     ...Solutions organization (CCS) is looking for a talented senior ASIC link layer architect to join our architecture team. This team acts as the...  ...the end-to-end architecture of link layer solutions across high-speed interconnect protocols including Ethernet, Custom link-... 
    Permanent employment
    Full time
    Internship
    Work from home
    Worldwide

    Marvell

    Santa Clara, CA
    3 days ago
  • $184k - $260k

     ...Senior Principal System Validation Engineer San Jose,...  ...Connectivity Platform integrates CXL, Ethernet, PCIe, and UALink...  ...s conformance to this high bar. Understand the performance...  ...knowledge of high-speed protocols like CXL,...  ...and SerDes link jitter budget. Experience... 
    Principal
    Flexible hours

    Astera Labs

    San Jose, CA
    3 days ago
  • $272k - $431.25k

     ...between GPUs, nodes, and storage at the speed modern AI demands—spanning low-level...  ...including quantum computing interconnects.This Principal Architect role leads the research agenda and...  .../or networking with deep expertise in high-performance networking (InfiniBand, RoCE... 
    Principal
    Full time
    Remote work

    Nvidia

    Santa Clara, CA
    4 days ago

Do you want to receive more vacancies?

Subscribe and receive similar vacancies to Principal High-Speed I/O Architect (PCIe, CXL, UA Link). Be the first to apply!