Sign up to access all features of our service.
  • Job search
  • Favorites
  • Create a CV
    New
  • Salaries
  • Subscriptions

ASIC Design Engineer - Fabric/Interconnect

$129.3k - $194.7k

Apple, Inc.

Description

  • Design & Integration of coherent and non-coherent fabrics into a subsystem or SoC with good understanding of on-chip interconnect architectures (NoC topologies, crossbars, arbitration).
  • Own all aspects of RTL development design, templating, scripting and RTL generation.
  • Work and collaborate with other designers in the group to deliver results.
  • Integrate common/shared IP blocks to design and optimize memories/hard macros required for the block.
  • Work with front-end synthesis/STA teams to ensure timing for the block is met.
  • Work with power/performance and functional verification team to ensure high quality of the block.
  • Work with multi-disciplinary groups to make sure designs are delivered on time and with the highest quality by incorporating proper checks at every stage of the design process

Minimum Qualifications

  • Minimum of BS + 0 years relevant industry experience.

Preferred Qualifications

  • Knowledge of cache coherency protocols (MESI, MOESI, directory-based coherence) and memory hierarchy.
  • A consistent track record of delivering large, sophisticated designs in high volume production for low power applications
  • Solid working experience with synthesis, power, performance and verification teams to develop and deliver high quality RTL design on time
  • Strong interpersonal skills, as the candidate will work with diverse groups within the company
  • Self-starter, highly motivated, highly organized, and schedule driven
  • Familiarity with all front-end tools including lint, CDC, synthesis

At Apple, base pay is one part of our total compensation package and is determined within a range. This provides the opportunity to progress as you grow and develop within a role. The base pay range for this role is between $129,300 and $194,700, and your base pay will depend on your skills, qualifications, experience, and location.

Apple employees also have the opportunity to become an Apple shareholder through participation in Apple’s discretionary employee stock programs. Apple employees are eligible for discretionary restricted stock unit awards, and can purchase Apple stock at a discount if voluntarily participating in Apple’s Employee Stock Purchase Plan. You’ll also receive benefits including: Comprehensive medical and dental coverage, retirement benefits, a range of discounted products and free services, and for formal education related to advancing your career at Apple, reimbursement for certain educational expenses — including tuition. Additionally, this role might be eligible for discretionary bonuses or commission payments as well as relocation. Learn more about Apple Benefits

Note: Apple benefit, compensation and employee stock programs are subject to eligibility requirements and other terms of the applicable plan or program.

Apple is an equal opportunity employer that is committed to inclusion and diversity. We seek to promote equal opportunity for all applicants without regard to race, color, religion, sex, sexual orientation, gender identity, national origin, disability, Veteran status, or other legally protected characteristics. Learn more about your EEO rights as an applicant

At Apple, we believe accessibility is a fundamental human right. You’ll find that idea reflected in everything here — in our culture, our benefits and our digital tools. By welcoming as many perspectives as possible, we help you build a career where you feel like you belong.

Learn about accessibility in Apple’s workplace

Learn about reasonable accommodations for job applicants

Apple accepts applications to this posting on an ongoing basis.

#J-18808-Ljbffr

Vacancy posted 4 days ago
Similar jobs that could be interesting for youBased on the ASIC Design Engineer - Fabric/Interconnect in Santa Clara, CA vacancy
  • $136k - $218.5k

     ...As a member of our CPU Cache Coherent Interconnects Design Team, you will be responsible for the physical design of CPU on-chip interconnect network...  ....Verilog expertise is preferredas is a deep understanding of ASIC design flow including RTL design and verification, DFT, and... 
    Suggested
    Full time

    NVIDIA

    Santa Clara, CA
    3 days ago
  •  ...software development. We’re seeking engineers who are energized by working on cutting‑edge ASIC design and distributed software...  ...advanced data analytics, and AI interconnect solutions. Ideal candidates...  ...aware design strategies for Host Fabric Interface subsystems.... 
    Suggested
    Full time
    Remote work
    Flexible hours

    Cornelis Networks, Inc.

    San Jose, CA
    11 hours ago
  • $280k

    Job title: ASIC Design Engineer, RTL (Senior/Staff/Principal)Location: San Jose, CA or Colorado Springs...  ...points- Experience with high-speed interconnect protocols such as PCIe or CXL-...  ...AHB, APB)- Background in switching or fabric architectures- Experience with high-throughput... 
    Suggested

    CyberCoders

    San Jose, CA
    4 days ago
  •  ...we advance your career. THE ROLE: You will contribute to the ASIC (chip) design for high-performance network chips: AINIC and DPU. As a...  ...architecture, IP design, Physical Design teams, and product engineers to achieve first pass silicon success.THE PERSON:A successful... 
    Suggested
    Night shift

    AMD

    Santa Clara, CA
    11 hours ago
  • $186k - $407k

     ...faster than ever.Principal ASIC Design EngineerAbout the RoleAt Micron...  ..., signaling, packaging, and interconnects with a 3-5 year technology...  ...As the Principal ASIC Design Engineer, you will be the primary...  ...experiences. Misuse of AI to fabricate or misrepresent qualifications... 
    Suggested
    Full time
    For contractors
    Local area
    Immediate start

    Micron

    San Jose, CA
    2 days ago
  • $156.4k - $253k

     ...Inclusion. We weave AI into the fabric of everything we do and use it...  ...About the Role Join our ASIC team and help deliver the digital...  .... You will own module design from specification through silicon...  ...verification and physical‑design engineers to hit aggressive performance,... 
    Full time
    Work at office

    Palo Alto Networks, Inc.

    Santa Clara, CA
    3 days ago
  • $136k - $218.5k

     ...lasting impact on the world. NVIDIA is looking for an Senior ASIC Design Engineer to join our Memory Subsystem Team! What you’ll be doing...  ...design team to deliver a world-class solution. NVIDIA SOC Interconnects, ordering controllers and memory accelerators are among... 

    NVIDIA Corporation

    Santa Clara, CA
    2 days ago
  • $231.44k - $282.88k

     ...every market segment of chip design, including artificial intelligence...  ...Design Verification Engineer to lead verification strategy...  ...for a scalable cache-coherent interconnect subsystem used in high-performance...  ...in CPU, subsystem, SoC, or ASIC functional verification, with... 
    Work experience placement

    SiFive, Inc.

    Santa Clara, CA
    11 hours ago
  • $150.4k - $277.6k

     ...technology? We are searching for a dedicated engineer to join our exciting team of problem...  ...ideal candidate will have experience in ASIC design with:- Architecture research and/or development of memory or highly interconnected system architectures.- RTL/micro-architecture... 
    Relocation

    Apple

    Santa Clara, CA
    1 day ago
  • $150.4k - $277.6k

     ...Technologies group, you’ll help design our next-generation, high-...  ...DescriptionAs a Pixel IP DMA Design Engineer in the Pixel IP team, you...  ...multimedia IP/SoC front-end ASIC RTL designTight-knit...  ...translation, caching, on-chip interconnects, and performance analysisFamiliarity... 
    Relocation

    Apple

    Cupertino, CA
    1 day ago
  • $196k - $310.5k

    We are now looking for a Senior ASIC Floorplan Design Engineer!NVIDIA is seeking a talented ASIC Floorplan Engineer to design and implement the...  ...collaborate with the ASIC design team to identify area, interconnect and floorplan improvement opportunitiesSolve timing and... 
    Full time

    Nvidia

    Santa Clara, CA
    3 days ago
  • $136k - $218.5k

    We are now looking for a Senior Logic Design Engineer!As a member of our CPU Logic Design Team...  ...the design of CPU on-chip and off-chip interconnect network, MP coherency and last-level and...  ...required as is a deep understanding of ASIC design flow including RTL design,... 
    Full time

    Nvidia

    Santa Clara, CA
    2 days ago
  • $100k - $166.75k

     ...a more exciting time to join our team! We are seeking an ASIC Design Engineer - New College Graduate to implement the world’s leading SoC...  ...with arbiters, scheduling, synchronization & bus protocols, interconnect networks, caches NVIDIA is widely considered to be one... 

    NVIDIA Corporation

    Santa Clara, CA
    28 minutes ago
  • $119.8k - $234.7k

     ...Silicon, Cloud Hardware, and Infrastructure Engineering (SCHIE) is the team behind Microsoft’s...  ...within SCHIE is responsible for design, development, manufacturing and packaging...  ...Senior Design Verification Engineer – Fabric Interconnect to join the team. #SCHIE #CSME... 
    Ongoing contract
    Permanent employment
    Full time
    Work at office
    Local area
    Worldwide

    Microsoft

    Mountain View, CA
    1 day ago
  • $167k - $275k

     ...providing a unique combination of design, development, and fabrication services to some of the world’s most...  ...Summary of Role: The PMTS Digital Design Engineer will lead the architecture...  ...subsystems, memory management units (MMU), interconnects, and system controllers.Translate... 
    Full time
    Local area

    Globalfoundries

    Santa Clara, CA
    2 days ago
  • $174k - $352.5k

    ## Principal ASIC Design EngineerApplylocations: Sunnyvale, California, United States of Americatime...  ...design, design testing and prototype fabrication.***Management Level Definition:***...  ...guidance to new college-grad/junior engineers and interns.**Recommended skills** * Bachelor... 
    Work experience placement
    Work at office
    2 days per week

    Hewlett Packard Enterprise

    Sunnyvale, CA
    3 days ago
  • $181k - $367k

     ...Principal VLSI/ ASIC Design Engineer This role has been designed as 'Hybrid' with a requirement that you will work on average 2 days...  ...interfaces, packet-processing pipelines, memory subsystems, interconnects, or performance-critical datapaths. Familiarity with formal... 
    Work experience placement
    Work at office
    2 days per week

    Hewlett Packard Enterprise

    Sunnyvale, CA
    11 hours ago
  •  ...company that specializes in the design of industry-leading high-...  ...a Sr. member of Tensordyne’s ASIC team, you will be responsible...  ...accelerator units, compute, interconnects, networking and 3rd-party IP...  ...degree in Electrical or Computer engineering. Reasons to consider... 
    Work at office
    Remote work
    Flexible hours

    Tensordyne

    Sunnyvale, CA
    2 days ago
  • $231.44k - $282.88k

     ...every market segment of chip design, including artificial intelligence...  ...a principal‑level hardware engineer who is passionate about...  ...designing industry‑leading CPU and interconnect IP to help drive the tidal...  ...with NoC or other interconnect fabrics. Familiarity with industry... 
    Work experience placement
    Night shift

    SiFive, Inc.

    Santa Clara, CA
    11 hours ago
  •  ...Designs, analyzes, develops, modifies and evaluates VLSI components...  ...design testing and prototype fabrication Contributions have visible...  ...guidance to new college-grad/junior engineers and interns Benefits...  ...other tools used in typical ASIC development process is highly... 
    Work experience placement
    Flexible hours

    HP Enterprise

    Sunnyvale, CA
    11 hours ago
  • $120k - $243k

     ...ASIC Verification Engineer This role has been designed as 'Hybrid' with a requirement that you will work on average 2 days per week...  ...processing, forwarding engines, or fabric interfaces. Familiarity with high-speed interconnects, buffers, or scheduling pipelines in... 
    Work experience placement
    Work at office
    Local area
    2 days per week

    Hewlett Packard Enterprise

    Sunnyvale, CA
    2 days ago
  • $163k - $236k

     ...Bachelor's degree in Electrical Engineering, Computer Engineering,...  ...~8 years of experience with design verification. ~ Experience...  ...Verification Methodology (UVM) for ASICs. Preferred qualifications...  .../cycles and verifying interconnect IPs. About the job In... 
    Worldwide

    Google

    Sunnyvale, CA
    2 days ago
  •  ...ALTEN is seeking a Fabric Design and Verification Engineer to lead verification of a high-performance, tiled fabric (32,64,128,144,172). You will craft...  ...and reliability across on-chip meshes, tiles, and interconnects. The role requires 9+ years in RTL design/verification... 

    ALTEN

    San Jose, CA
    4 days ago
  •  ...systems and are looking for experienced ASIC engineers to help drive development from...  ...THE ROLE: We are seeking aSenior ASIC Design Engineer with seasoned experiencein the...  ...support Experience with high-performance interconnect, data movement, and SoC integration... 
    Night shift

    Advanced Micro Devices, Inc

    Santa Clara, CA
    4 days ago
  • $163k - $236k

     ...verification of complex digital design blocks by understanding the...  ...and interacting with design engineers to identify important verification...  ...using SystemVerilog/UVM for ASICs.Preferred qualifications:...  ...projects/cycles and verifying interconnect IPs.In this role, you’ll work... 
    Worldwide

    Google

    Sunnyvale, CA
    3 days ago
  • $155k - $222.6k

     ...help each other grow. Because full product development—from design to qualification to production—is within our team, we’re...  ...the future of the digital world. Your Impact As an ASIC Design Verification Engineer, you will play a critical role in developing Cisco’s... 
    Full time
    Temporary work
    Local area
    Flexible hours

    Cisco Systems, Inc

    San Jose, CA
    4 days ago
  •  ...From chip-to-chip optical interconnects to scalable photonic engines, Lumilens is unlocking a...  ...Every line of code, every design decision, every...  ...experience). 3+ years of ASIC/SoC functional verification...  ...switches, or cache‑coherent fabrics (multi‑core / coherent fabric... 

    Lumilens

    San Jose, CA
    4 days ago
  • $167.7k - $245.2k

     ...networks. Cisco’s silicon team provides a unique experience for ASIC engineers by combining the resources offered by a large multi-geography...  ...team can provide. Your Impact Participate in the ASIC design verification for Cisco high-end switching products.... 
    Full time
    Temporary work
    Local area
    Flexible hours

    Cisco Systems, Inc

    San Jose, CA
    11 hours ago
  • $122.6k - $170k

     ...Junior ASIC Design Verification Engineer, Amazon Leo Job ID: 10560753 | Amazon Kuiper Manufacturing Enterprises LLC Amazon's low Earth orbit satellite network. Our mission is to deliver fast, reliable internet connectivity to customers beyond the reach of existing... 
    Permanent employment
    Local area
    Flexible hours

    Alternance Amazon

    Sunnyvale, CA
    3 days ago
  • $100 - $105 per hour

     ...A leading Technology Consulting firm is urgently seeking a Design Engineer V specializing in Power ASIC Engineering for a hybrid role in Sunnyvale, CA. Candidates should have 10 years of experience in ASIC design, particularly power estimation and physical design. Key... 
    Contract work
    Immediate start

    Pyramid Consulting

    Sunnyvale, CA
    4 days ago

Do you want to receive more vacancies?

Subscribe and receive similar vacancies to ASIC Design Engineer - Fabric/Interconnect. Be the first to apply!