Sign up to access all features of our service.
  • Job search
  • Favorites
  • Create a CV
    New
  • Salaries
  • Subscriptions

Senior Logic Design Engineer, Cache Coherent Interconnects

$136k - $218.5k

Nvidia

We are now looking for a Senior Logic Design Engineer!As a member of our CPU Logic Design Team, you will be responsible for the design of CPU on-chip and off-chip interconnect network, MP coherency and last-level and system caches, focusing on such tasks as micro-architectural definition, RTL coding, logic debug, synthesis and timing closure, supporting verification and implementation. This position offers you the opportunity to have real impact in a dynamic, technology-focused company impacting product lines ranging from consumer graphics to self-driving cars and the growing field of artificial intelligence! We have crafted a team of extraordinary people stretching around the globe, whose mission is to push the frontiers of what is possible today and define the platform for the future of computing.What you'll be doing:As a member of our core CPU team, you'll own and be responsible for crafting and timely delivery of a specific unit on the chip.Day to day tasks include: writing readable high performance and low power RTL, Synthesis and Timing closure, and design documentation.Collaborate with our verification team to verify the correctness of your unit.Work with implementation to achieve your timing, area, performance and power goals.Assist with timing closure of super units.What we need to see:Master’s Degree in Electrical Engineering, Computer Engineering or Computer Science or equivalent experience.5+ years of experience in processor or other related high performance semiconductor designs.Verilog expertise required as is a deep understanding of ASIC design flow including RTL design, verification, logic synthesis, prototyping, DFT, timing analysis, floor-planning, ECO, bring-up & lab debug.Strong communication and interpersonal skills are required along with the work in a dynamic, global team. Your successful track record of mentoring junior engineers and interns a huge plus.A strong background in computer architecture, cache coherency or high speed interconnects is helpfulNVIDIA is widely considered to be one of the technology world’s most desirable employers. We have some of the most brilliant and hardworking people in the world working for us. Are you creative and autonomous and love the challenge of crafting the fastest and most power efficient chips in their class? If so, we want to hear from you.#LI-HybridYour base salary will be determined based on your location, experience, and the pay of employees in similar positions. The base salary range is 136,000 USD - 218,500 USD for Level 3, and 168,000 USD - 264,500 USD for Level 4.You will also be eligible for equity and benefits.Applications for this job will be accepted at least until March 22, 2026.This posting is for an existing vacancy. NVIDIA uses AI tools in its recruiting processes.NVIDIA is committed to fostering a diverse work environment and proud to be an equal opportunity employer. As we highly value diversity in our current and future employees, we do not discriminate (including in our hiring and promotion practices) on the basis of race, religion, color, national origin, gender, gender expression, sexual orientation, age, marital status, veteran status, disability status or any other characteristic protected by law.SummaryLocation: US, CA, Santa Clara; US, OR, HillsboroType: Full time

Vacancy posted 4 days ago
Similar jobs that could be interesting for youBased on the Senior Logic Design Engineer, Cache Coherent Interconnects in Santa Clara, CA vacancy
  • $136k - $218.5k

    As a member of our CPU Cache Coherent Interconnects Design Team, you will be responsible for the physical design...  ...collaborating closely with the logic design team on micro-architecture definition...  ...see:Master’s Degree in Electrical Engineering, Computer Engineering or Computer... 
    Senior
    Full time

    Nvidia

    Santa Clara, CA
    3 days ago
  • $168k - $264.5k

    NVIDIA is looking for a Senior Design Engineer for our Coherent High Speed Interconnect team!For two decades, NVIDIA has pioneered visual computing, the art and science of computer graphics. With our invention of the GPU - the engine of modern visual computing - the field... 
    Senior
    Full time

    Nvidia

    Santa Clara, CA
    5 days ago
  • $151k - $251.8k

     ...people around the world. Come build with us!Role and ResponsibilitiesAs a Design Verification Engineer, you will contribute to the verification of System IP, including coherent interconnects and caches. The ideal candidate will have a background in design verification,... 
    Suggested
    Hourly pay
    Full time
    Relocation

    Samsung Semiconductor

    San Jose, CA
    19 hours ago
  • $231.44k - $282.88k

     ...tomorrow across every market segment of chip design, including artificial intelligence,...  ...looking for a Principal Design Verification Engineer to lead verification strategy and execution for a scalable cache-coherent interconnect subsystem used in high-performance CPU... 
    Suggested
    Work experience placement

    SiFive, Inc.

    Santa Clara, CA
    2 days ago
  • $141.91k - $269.1k

     ...a rich IP portfolio, a world-class design ecosystem, and an operationally resilient...  ..., graphics, media, display, AI, interconnect, fabric and other critical foundational...  ..., Defense, Government (ADG) - The Senior DFT Logic Design Engineer provides technical support to Intel... 
    Senior
    Full time
    Internship
    Local area
    Immediate start
    Shift work

    Intel

    Santa Clara, CA
    4 days ago
  • $136k - $218.5k

     ...seeking a motivated and creative Senior Verification Engineer to join our Tegra SoC IP...  ...with architecture and design teams to verify complex High Speed Coherent Interconnect Hub IP. You will help define...  ...AXI.Strong understanding of cache coherency, transaction ordering... 
    Senior
    Full time

    Nvidia

    Santa Clara, CA
    19 hours ago
  • $231.44k - $282.88k

     ...market segment of chip design, including...  ...principal‑level hardware engineer who is passionate...  ...‑leading CPU and interconnect IP to help drive...  ...TileLink interconnect, cache controllers,...  ...infrastructure/uncore logic as RTL generators...  ...and multi‑system coherence. Design... 
    Work experience placement
    Night shift

    SiFive, Inc.

    Santa Clara, CA
    2 days ago
  • $136k - $218.5k

     ...NVIDIA is looking for an Senior ASIC Design Engineer to join our Memory Subsystem...  ...solution. NVIDIA SOC Interconnects, ordering controllers and...  ...experienceExperience with high-speed coherent interconnects, protocol...  ...and system level caches is a plusExperience with multiple... 
    Senior
    Full time

    Nvidia

    Santa Clara, CA
    4 days ago
  • $168k - $264.5k

    We are now looking for a Senior ASIC Design Engineer.NVIDIA is seeking ASIC Design Engineers to...  ...synchronization & bus protocols, interconnect networks and/or caches.Great understanding of ASIC...  ...including RTL design, verification, logic synthesis and timing analysis.Exposure... 
    Senior
    Full time
    Work experience placement

    Nvidia

    Santa Clara, CA
    19 hours ago
  • $221.7k - $364.8k

     ...microarchitecture development of custom coherent interconnect IP and/or last-level cache (LLC) blocks for next-generation designs. In this role, you will...  ...and power optimization, logic debug, and timing closure....  ...and mentorship to junior engineers across the team.Skills and... 
    Hourly pay
    Full time
    Relocation

    Samsung Semiconductor

    San Jose, CA
    5 days ago
  • $184.7k - $324.8k

     ...chip is driven by top notch design engineers who implement various blocks...  ...position requires knowledge of interconnect fabrics and system memory...  ...hierarchyDescription- Design & Integration of coherent and non-coherent fabrics...  ...QualificationsKnowledge of cache coherency protocols (MESI,... 
    Work experience placement
    Relocation
    Night shift

    Apple

    Santa Clara, CA
    3 days ago
  • $152k - $241.5k

     ...are seeking an experienced Senior Cache Coherency Architect to join our...  ..., high-bandwidth coherent interconnect systems. These systems power...  ...integrate effectively into SoC designs. The role requires close...  ...’s degree in electrical engineering, Computer Engineering, Computer... 
    Senior
    Full time
    Night shift

    Nvidia

    Santa Clara, CA
    19 hours ago
  • $69k - $202k

     ...unique combination of design, development, and fabrication...  ...-class CPU IP Design Engineer. Responsible for...  ...Prefetch* Vector data path* Cache and memory...  ...debugging tools.Knowledge of logic design principles along...  ...PythonKnowledge of Cache coherency and memory consistencyUnderstanding... 
    Senior
    Full time
    Local area

    Globalfoundries

    Santa Clara, CA
    5 days ago
  • $129.3k - $194.7k

     ...capacity, we are presented with design challenges exacerbated by...  ...on crafting special purpose cache and controller which is part...  ...tradeoffsExperience with multi-processor cache coherence protocolsKnowledge of high-...  ...coherent memory systems or interconnect architecturesKnowledge of... 
    Relocation

    Apple

    Santa Clara, CA
    3 days ago
  • $164.47k - $311.89k

     ...the RoleIntel is seeking a Senior Design Verification Engineer for the Silicon Chassis...  ...of critical chassis and interconnect IP blocks from planning through...  ...in interconnects, caches, and memory subsystems, including...  ..., UCIe, and CXL; cache coherency and memory consistency... 
    Senior
    Full time
    Internship
    Local area
    Immediate start
    Shift work

    Intel

    Santa Clara, CA
    18 hours ago
  • $240k - $333k

     ...Senior Staff CPU Cache Subsystem Design Engineer Share Senior Staff CPU Cache Subsystem Design Engineer corporate_fare Google place Austin, TX, USA...  ...high-performance CPU design, including load-store unit logic/RTL and L2/L3 private/shared caches including microarchitecture... 
    Senior
    Worldwide

    Google LLC

    Mountain View, CA
    2 days ago
  • $150k - $250k

    Job Title: Senior ASIC Design EngineerJob Location: Santa Clara, CA or Boston, MACompensation...  ...a highly skilled Senior ASIC Design Engineer to lead the design and development of...  ...and design of memory subsystems and cache coherence mechanisms.Mentor junior engineers and... 
    Senior

    CyberCoders

    Santa Clara, CA
    4 days ago
  • $168k - $264.5k

    We are now looking for a motivated Senior Circuit Design Engineer to join our dynamic and growing Power...  ...and further translate these into a coherent set of voltage regulator features and...  ...innovative solutions addressing packaging, interconnect, physical design, electrical and... 
    Senior
    Full time

    Nvidia

    Santa Clara, CA
    19 hours ago
  • $136k - $218.5k

     ...group delivers innovative PHY designs that power the most powerful...  ...NVIDIA's high-performance interconnect protocols: NVLINK, Ethernet,...  ...or M.S. degree in Electrical Engineering or equivalent experience.5+...  ...Verilog or System Verilog, logic design concepts, and typical... 
    Senior
    Full time

    Nvidia

    Santa Clara, CA
    5 days ago
  •  ...assertions (SVA), and functional coverage. Verify CPU subsystem functionality, interconnects, interrupts, coherency, power management, and exception handling. Execute regressions, debug RTL/design issues, and drive functional and code coverage closure. Collaborate with... 
    Senior

    ACL Digital

    San Jose, CA
    2 days ago
  • $135.9k - $201.13k

     ...lead. Your Team, Your ImpactAs a Senior Staff Digital ASIC Design Engineer at Marvell, you will join the DCE...  ...next generation Ethernet and optical interconnects. You’ll work closely with experts...  ...nodes.Lead integration of digital logic into larger subsystems and top‑level... 
    Senior
    Permanent employment
    Full time
    Internship
    Work from home

    Marvell

    Santa Clara, CA
    19 hours ago
  • $200k - $300k

     ...OverviewWe are looking for talented Design Verification Engineers to help verify and deliver Velaura’s...  ...compute engines, memory subsystems, interconnect fabrics, control processors, DMA engines...  ...systems, interconnect fabrics, caches, DMA engines, processors, or accelerator... 
    Senior
    Full time
    Flexible hours

    Auradine

    Santa Clara, CA
    5 days ago
  • $100k - $170k

    About the role As a Senior Design Engineer, you will be responsible for all aspects of front-end ASIC...  ...and verification of complex logic blocks. You will collaborate with PD,...  ...solutions. Our high-speed copper and optical interconnect products deliver industry-leading power... 
    Senior

    Credo

    San Jose, CA
    1 day ago
  • $129.3k - $194.7k

     ...Silicon Technologies group, you’ll help design and manufacture our next-generation...  ...with their devices. The Graphics Cache Hierarchy Verification Engineer will be responsible for the pre-...  ...including Caches, Memory Management Unit, Interconnects and Link interface units. This... 
    Relocation

    Apple

    Santa Clara, CA
    3 days ago
  • Responsibilities: • Architect, design and implement new features, performance improvements...  ...execution units; load-store unit; cache and memory subsystems. • Knowledge of RISC...  ...work well with others and a belief that engineering is a team sport. • Knowledge of at least... 
    Senior

    Baidu

    Sunnyvale, CA
    2 days ago
  • $136k - $218.5k

    We are looking for an Engineer to verify the design and implementation of the world’s leading SoC's and GPU's. This position offers the opportunity...  ...'ll closely with multi-functional teams, circuit and logic design, verification, test engineering to accomplish tasksWhat... 
    Senior
    Full time

    Nvidia

    Santa Clara, CA
    18 hours ago
  • $168k - $264.5k

    We are now looking for a motivated Senior Circuit Design Engineer to join our dynamic and growing team. If you are looking for a challenging and exciting...  ...to flash ADC design is a plusExperience with RTL, logic synthesis and verification, knowledge of Place and Route,... 
    Senior
    Full time

    Nvidia

    Santa Clara, CA
    19 hours ago
  • $168k - $264.5k

    We are looking for a Senior CPU Design Engineer! NVIDIA is seeking best-in-class CPU Design Engineers to design the world’s leading CPUs. This position...  ...team to ensure that the design is functional. Exercise logic design skills to optimize and meet performance, timing and... 
    Senior
    Full time
    Remote work

    Nvidia

    Santa Clara, CA
    19 hours ago
  • $133k - $180k

     ...competitive edge in an increasingly interconnected world. Our solutions are designed to not only meet the current...  ...prestigious awards, such as Best Engineering Team, Best Company for Diversity,...  ...EngineeringExperience level: Mid-Senior LevelIndustry: Computer Networking
    Senior
    Flexible hours

    Arista Networks

    Santa Clara, CA
    19 hours ago
  • $196k - $310.5k

    We are now looking for a Senior ASIC Floorplan Design Engineer!NVIDIA is seeking a talented ASIC Floorplan Engineer to design and implement the world...  ...with the ASIC design team to identify area, interconnect and floorplan improvement opportunitiesSolve timing and... 
    Senior
    Full time

    Nvidia

    Santa Clara, CA
    5 days ago

Do you want to receive more vacancies?

Subscribe and receive similar vacancies to Senior Logic Design Engineer, Cache Coherent Interconnects. Be the first to apply!