Sign up to access all features of our service.
  • Job search
  • Favorites
  • Create a CV
    New
  • Salaries
  • Subscriptions

ASIC Design Engineer - Fabric/Interconnect

$184.7k - $324.8k

Apple

Role Number: 200641505Team: HardwareLocation: Austin; Santa ClaraPosted: 2026-01-15SummaryAt Apple, phenomenal ideas have a way of becoming great products and customer experiences very quickly. The industry is accustomed to Apple taping out the SOC’s for our various products at a rigorous pace. In order to achieve this, Apple’s best-in-class chip is driven by top notch design engineers who implement various blocks of the chip and deliver high quality components to SoC. This is a high transparency and critically important role and requires close working relationships with many groups and an organized approach to coordinate all tasks in parallel to hit schedules consistently with a quality design. Our position requires knowledge of interconnect fabrics and system memory hierarchyDescription- Design & Integration of coherent and non-coherent fabrics into a subsystem or SoC with good understanding of on-chip interconnect architectures (NoC topologies, crossbars, arbitration).- Own all aspects of RTL development design, templating, scripting and RTL generation.- Work and collaborate with other designers in the group to deliver results.- Integrate common/shared IP blocks to design and optimize memories/hard macros required for the block- Work with front-end synthesis/STA teams to ensure timing for the block is met- Work with power/performance and functional verification team to ensure high quality of the block- Work with multi-disciplinary groups to make sure designs are delivered on time and with the highest quality by incorporating proper checks at every stage of the design processMinimum QualificationsMinimum of BS + 10 years relevant industry experience.Preferred QualificationsKnowledge of cache coherency protocols (MESI, MOESI, directory-based coherence) and memory hierarchy.A consistent track record of delivering large, sophisticated designs in high volume production for low power applicationsSolid working experience with synthesis, power, performance and verification teams to develop and deliver high quality RTL design on timeStrong interpersonal skills, as the candidate will work with diverse groups within the companySelf-starter, highly motivated, highly organized, and schedule drivenFamiliarity with all front-end tools including lint, CDC, synthesisPay & BenefitsAt Apple, base pay is one part of our total compensation package and is determined within a range. This provides the opportunity to progress as you grow and develop within a role. The base pay range for this role is between $184,700 and $324,800, and your base pay will depend on your skills, qualifications, experience, and location.Apple employees also have the opportunity to become an Apple shareholder through participation in Apple’s discretionary employee stock programs. Apple employees are eligible for discretionary restricted stock unit awards, and can purchase Apple stock at a discount if voluntarily participating in Apple’s Employee Stock Purchase Plan. You’ll also receive benefits including: Comprehensive medical and dental coverage, retirement benefits, a range of discounted products and free services, and for formal education related to advancing your career at Apple, reimbursement for certain educational expenses — including tuition. Additionally, this role might be eligible for discretionary bonuses or commission payments as well as relocation. Learn more about Apple BenefitsNote: Apple benefit, compensation and employee stock programs are subject to eligibility requirements and other terms of the applicable plan or program.EEO StatementApple is an equal opportunity employer that is committed to inclusion and diversity. We seek to promote equal opportunity for all applicants without regard to race, color, religion, sex, sexual orientation, gender identity, national origin, disability, Veteran status, or other legally protected characteristics. Learn more about your EEO rights as an applicantEEO StatementApple is an equal opportunity employer that is committed to inclusion and diversity. We seek to promote equal opportunity for all applicants without regard to race, color, religion, sex, sexual orientation, gender identity, national origin, disability, Veteran status, or other legally protected characteristics. Learn more about your EEO rights as an applicantAccessibilityAt Apple, we believe accessibility is a fundamental human right. You’ll find that idea reflected in everything here — in our culture, our benefits and our digital tools. By welcoming as many perspectives as possible, we help you build a career where you feel like you belong.Learn about accessibility in Apple’s workplaceLearn about reasonable accommodations for job applicantsAccessibilityAt Apple, we believe accessibility is a fundamental human right. You’ll find that idea reflected in everything here — in our culture, our benefits and our digital tools. By welcoming as many perspectives as possible, we help you build a career where you feel like you belong.Learn about accessibility in Apple’s workplaceLearn about reasonable accommodations for job applicantsApplication DeadlineApple accepts applications to this posting on an ongoing basis.Application DeadlineApple accepts applications to this posting on an ongoing basis.

Vacancy posted 8 hours ago
Similar jobs that could be interesting for youBased on the ASIC Design Engineer - Fabric/Interconnect in Santa Clara, CA vacancy
  • $136k - $218.5k

    As a member of our CPU Cache Coherent Interconnects Design Team, you will be responsible for the...  ...to see:Master’s Degree in Electrical Engineering, Computer Engineering or Computer Science...  ...as is a deep understanding of ASIC design flow including RTL design and verification... 
    Suggested
    Full time

    Nvidia

    Santa Clara, CA
    4 days ago
  • $280k

    Job title: ASIC Design Engineer, RTL (Senior/Staff/Principal)Location: San Jose, CA or Colorado Springs...  ...points- Experience with high-speed interconnect protocols such as PCIe or CXL-...  ...AHB, APB)- Background in switching or fabric architectures- Experience with high-throughput... 
    Suggested

    CyberCoders

    Sunnyvale, CA
    2 days ago
  •  ...we advance your career. THE ROLE: You will contribute to the ASIC (chip) design for high-performance network chips: AINIC and DPU. As a...  ...architecture, IP design, Physical Design teams, and product engineers to achieve first pass silicon success.THE PERSON:A successful... 
    Suggested
    Night shift

    AMD

    Santa Clara, CA
    3 days ago
  • $186k - $407k

     ...faster than ever.Principal ASIC Design EngineerAbout the RoleAt Micron...  ..., signaling, packaging, and interconnects with a 3-5 year technology...  ...As the Principal ASIC Design Engineer, you will be the primary...  ...experiences. Misuse of AI to fabricate or misrepresent qualifications... 
    Suggested
    Full time
    For contractors
    Local area
    Immediate start

    Micron

    San Jose, CA
    16 hours ago
  • $150.4k - $277.6k

     ...technology? We are searching for a dedicated engineer to join our exciting team of problem...  ...ideal candidate will have experience in ASIC design with:- Architecture research and/or development of memory or highly interconnected system architectures.- RTL/micro-architecture... 
    Suggested
    Relocation

    Apple

    Santa Clara, CA
    8 hours ago
  • $158.5k - $321k

     ...This role has been designed as ‘’Onsite’ with an expectation...  ...in building high-speed ASICs, from specifications to...  ...ASIC Verification Engineer to join our networking...  ...forwarding engines, or fabric interfaces. Familiarity with high-speed interconnects, buffers, or scheduling... 
    Work experience placement
    Work at office
    Local area
    Immediate start
    2 days per week

    Hewlett Packard Enterprise

    Sunnyvale, CA
    16 hours ago
  • $129.3k - $194.7k

     ...Technologies group, you’ll help design our next-generation, high-...  ...DescriptionAs a Pixel IP DMA Design Engineer in the Pixel IP team, you...  ...multimedia IP/SoC front-end ASIC RTL designTight-knit...  ...translation, caching, on-chip interconnects, and performance analysisFamiliarity... 
    Relocation

    Apple

    Cupertino, CA
    8 hours ago
  • $196k - $310.5k

    We are now looking for a Senior ASIC Floorplan Design Engineer!NVIDIA is seeking a talented ASIC Floorplan Engineer to design and implement the...  ...collaborate with the ASIC design team to identify area, interconnect and floorplan improvement opportunitiesSolve timing and... 
    Full time

    Nvidia

    Santa Clara, CA
    1 day ago
  • $136k - $218.5k

     ...lasting impact on the world. NVIDIA is looking for an Senior ASIC Design Engineer to join our Memory Subsystem Team!Whatyou'llbedoing:As a...  ...design team to deliver a world-class solution. NVIDIA SOC Interconnects, ordering controllers and memory accelerators are among... 
    Full time

    Nvidia

    Santa Clara, CA
    16 hours ago
  • $168k - $264.5k

    We are now looking for a Senior ASIC Design Engineer.NVIDIA is seeking ASIC Design Engineers to implement the world’s leading SoC's and GPU...  ...on arbiters, scheduling, synchronization & bus protocols, interconnect networks and/or caches.Great understanding of ASIC design flow... 
    Full time
    Work experience placement

    Nvidia

    Santa Clara, CA
    2 days ago
  • $136k - $218.5k

    We are now looking for a Senior Logic Design Engineer!As a member of our CPU Logic Design Team...  ...the design of CPU on-chip and off-chip interconnect network, MP coherency and last-level and...  ...required as is a deep understanding of ASIC design flow including RTL design,... 
    Full time

    Nvidia

    Santa Clara, CA
    16 hours ago
  • $167k - $275k

     ...providing a unique combination of design, development, and fabrication services to some of the world’s most...  ...Summary of Role: The PMTS Digital Design Engineer will lead the architecture...  ...subsystems, memory management units (MMU), interconnects, and system controllers.Translate... 
    Full time
    Local area

    Globalfoundries

    Santa Clara, CA
    16 hours ago
  •  ...Join the Silicon One team at Cisco as an ASIC Design Verification Engineer, where you'll contribute to innovative hardware platforms that power core Switching, Routing, and Wireless products globally. This role is pivotal in shaping the future of technology through the... 

    AnySilicon

    San Jose, CA
    1 day ago
  • $133k - $180k

     ...Senior PCB Design EngineerArista Networks is an...  ...edge in an increasingly interconnected world. Our solutions...  ...awards, such as Best Engineering Team, Best Company for...  ...for high-pin-count ASICs and FPGAsOptical Transceiver...  ...cagesAdvanced Fabrication DeliverablesGenerate... 
    Flexible hours

    Arista Networks, Inc.

    Santa Clara, CA
    1 day ago
  • $163k - $236k

     ...verification of complex digital design blocks by understanding the...  ...and interacting with design engineers to identify important verification...  ...Methodology (UVM) for ASICs.Preferred qualifications:Master...  ...projects/cycles and verifying interconnect IPs.In this role, you’ll work... 
    Worldwide

    Google

    Sunnyvale, CA
    2 days ago
  • $138k - $197k

     ...ASIC Design Verification Engineer, Machine Learning Share ASIC Design Verification Engineer, Machine Learning _corporate_fare_ Google _place_ Sunnyvale, CA, USA **Mid** Experience driving progress, solving problems, and mentoring more junior team members; deeper expertise... 
    Worldwide

    Google

    Sunnyvale, CA
    2 days ago
  • $121.9k - $195k

     ...critically important power efficiency.We are looking for engineers that want to create new designs that can evolve rapidly over the next several...  ...or PCIe, is highly desired. Hands-on experience in the ASIC design process; including architecture definition, RTL... 
    Full time
    Local area
    Worldwide

    Broadcom

    San Jose, CA
    1 day ago
  • $167.7k - $245.2k

     ...grow. Because full product development—from design to qualification to production—is within...  ...world. Your ImpactParticipate in the ASIC design verification for Cisco high-end switching...  ...in electrical/computer science/computer engineering/related degree and 7+ years of related... 
    Full time
    Temporary work
    Local area
    Flexible hours

    CISCO Systems

    San Jose, CA
    4 days ago
  • Apple Inc. in Cupertino designs and builds the next generation of devices. You will contribute to interconnect technologies, from inductive power transfer to antenna integration...  ...collaboration across design and engineering teams. Joining the Interconnect team means... 

    Apple Inc.

    Cupertino, CA
    3 days ago
  •  ...every market segment of chip design, including artificial intelligence...  ...for a staff level hardware engineer who is passionate about...  ...designing industry-leading CPU and interconnect IP to help drive the tidal...  ...with NoC or other interconnect fabrics Familiarity with industry-... 
    Full time
    Work experience placement
    Night shift

    SiFive

    Santa Clara, CA
    1 day ago
  • $196k - $310.5k

     ...NVIDIA is seeking an experienced ASIC Floorplan Engineer to design and implement the world's leading SOCs, CPUs, and GPUs. This position offers...  ...and Physical design teams to identify and solve area, interconnect, timing, and floorplan improvement opportunities to achieve... 
    Full time

    Nvidia

    Santa Clara, CA
    1 day ago
  • $138k - $197k

    Plan the verification of complex digital design blocks by understanding the design specification and interacting with design engineers to identify important verification scenarios...  ...and verification life cycle.Knowledge of ASIC standard interfaces.In this role, you’ll work... 
    Worldwide

    Google

    Sunnyvale, CA
    3 days ago
  • $125.7k - $203.1k

     ...grow. Because full product development—from design to qualification to production—is within...  ...experience. (Relevant fields include ASIC Design or Power Design.) Strong familiarity...  ...program to meet local requirements.Job SummaryJob number: 2030409Profession: Product and Engineering
    Full time
    Temporary work
    Local area
    Flexible hours

    CISCO Systems

    San Jose, CA
    4 days ago
  • $231.44k - $282.88k

     ...every market segment of chip design, including artificial intelligence...  ...Design Verification Engineer to lead verification strategy...  ...for a scalable cache-coherent interconnect subsystem used in high-performance...  ...in CPU, subsystem, SoC, or ASIC functional verification, with... 
    Full time
    Work experience placement

    SiFive

    Santa Clara, CA
    1 day ago
  • $167.7k - $245.2k

     ...help each other grow. Because full product development—from design to qualification to production—is within our team, we’re...  ...power the future of the digital world.Your ImpactAs an ASIC Design Verification Engineer, you will play a critical role in developing Cisco’s revolutionary... 
    Full time
    Temporary work
    Local area
    Flexible hours

    CISCO Systems

    San Jose, CA
    3 days ago
  • $168k - $264.5k

     ...work. Come join the team and see how you can make a lasting impact on the world.NVIDIA is seeking best-in-class ASIC Verification Engineers to verify the design and implementation of the world’s leading inference accelerator. This position offers the opportunity to have... 
    Full time

    Nvidia

    Santa Clara, CA
    2 days ago
  •  ...company that specializes in the design of industry‑leading high‑...  ...senior member of Tensordyne’s ASIC team, you will lead all phases...  ...working closely with design engineers to stay abreast of the specification...  ...CPUs such as ARM/RISC‑V and interconnect subsystem (including C and... 
    Work at office
    Remote work
    Flexible hours

    Tensordyne

    Sunnyvale, CA
    2 days ago
  • $143.8k - $230k

     ...Account, please Sign-In before you apply.Job Description:We are looking for an ASIC Implementation Engineer with demonstrated expertise in multiple disciplines including synthesis, design for test, floorplanning, place and route, clock methodology, power planning and... 
    Full time
    Local area

    Broadcom

    San Jose, CA
    8 hours ago
  • $116k - $189.75k

    The clocks group is looking for a top-notch ASIC engineer to join the team. The Team is responsible for crafting all aspects of GPU and CPU clocking. The team collaborates with the front design team to understand the clocking requirements for the chip. The clocks team interacts... 
    Full time
    Work experience placement

    Nvidia

    Santa Clara, CA
    4 days ago
  •  ...As a member of Recogni’s ASIC team, you will be responsible for...  ...driving applications. This ASIC’s design closely couples novel...  ...working closely with design engineers to stay abreast of the specification...  ...CPUs such as ARM/RISC-V and interconnect subsystem (including C and... 
    Work at office
    Flexible hours

    Recogni

    San Jose, CA
    2 days ago

Do you want to receive more vacancies?

Subscribe and receive similar vacancies to ASIC Design Engineer - Fabric/Interconnect. Be the first to apply!