Sign up to access all features of our service.
  • Job search
  • Favorites
  • Create a CV
    New
  • Salaries
  • Subscriptions

Principal High-Speed I/O Architect (PCIe, CXL, UA Link)

Arm, Inc.

Job Overview:At Arm, the High-Speed I/O Architect defines and designs innovative on-chip interconnect architectures-coherent and non-coherent-for scalable SoC platforms. You will work across markets including mobile, automotive, datacenter, networking, and IoT, contributing to production-quality silicon with top-tier performance and efficiency. Collaborating with multi-functional teams, you'll shape the interconnect infrastructure that powers next-generation SoCs.Responsibilities:Architect high-speed interconnect subsystems—including PCIe, CXL, and UA Link—and define coherent and non-coherent communication architectures across a range of silicon products.Define IP and subsystem roadmaps for high-speed I/O and interconnect technologies in close partnership with SoC architecture and core technology teams.Lead early architecture engagements with customers, shaping system requirements and delivering clear, implementation-ready specifications.Collaborate with performance, power, and physical design teams to optimize PCIe/CXL/UA Link subsystem behavior, bandwidth, latency, and overall system efficiency.Develop SoC architecture integrating Arm IP and high-speed I/O subsystems to meet compute, memory, and interconnect performance targets.Partner with software, firmware, and platform teams to optimize end-to-end solutions spanning hardware, drivers, and system software.Support detailed use-case exploration, workload analysis, and performance modeling to guide architectural decisions.Required Skills and Experience:8+ years of experience with coherency protocols, hierarchical cache design, and system-level coherency architectures.Deep expertise in PCIe, CXL, and UA Link protocols, including link-level behavior, transaction flows, ordering models, memory expansion/pooling, die-to-die or chiplet connectivity, and host/device integration.Consistent track record collaborating with performance, power, and physical design teams on the PCIe, CXL, and UA Link stack.Strong knowledge in areas such as heterogeneous compute, PCIe/CXL/UA Link subsystem design, security, caching, memory systems.Demonstrated communication and leadership skills with the ability to influence executive stakeholders and multi-functional teams.Bachelor’s or Master’s degree (or equivalent) in Electrical or Computer Engineering with 10+ years of experience in semiconductor architecture, design, or related roles.Nice To Have Skills and Experience:Ability to thrive in dynamic environments with shifting priorities.Constructive, strategic approach to challenge and improve status quo.Track record of delivering complex projects on time and to spec.In Return:This will be a fast paced and exciting environment with opportunities to demonstrate your strategic and innovative thinking while directly chipping in to current projects.Arm is proud to have a set of behaviors that reflect our culture and guide our decisions, defining how we work collaboratively to defy ordinary and shape extraordinary!Partner and Customer FocusCollaboration and CommunicationCreativity and InnovationTeam and Personal DevelopmentImpact and InfluenceDeliver on Your PromisesWe will ensure that individuals with disabilities are provided reasonable accommodation to participate in the job application or interview process, to perform essential job functions, and to receive other benefits and privileges of employment. Please contact us to request accommodation.Our 10x mindset guides how we engineer, collaborate, and grow. Understand what it means and how to reflect 10x in your work: #LI-MS1 Salary Range:$262,700-$355,400 per yearWe value people as individuals and our dedication is to reward people competitively and equitably for the work they do and the skills and experience they bring to Arm. Salary is only one component of Arm's offering. The total reward package will be shared with candidates during the recruitment and selection process.Our 10x MindsetAt Arm, we believe progress happens when people are empowered to think bigger and push beyond what seems possible. Our 10x mindset is about curiosity, ambition and creating impact that will be used by millions. We learn fast, prioritise collaboration and turn bold ideas into real technology. We look for people who are inspired by this way of working and want to grow in an environment where bold ideas are welcomed. Discover how the 10x mindset shapes life at Arm: Use of AI in Your ApplicationAt Arm, we embrace the benefits AI can bring, including in recruitment. You may use AI to support your preparation, such as improving the clarity of written responses, practicing interview questions, or learning more about our industry. However, your application and interview responses must reflect your own thinking, experience, and abilities. We want to understand your authentic perspective, creativity, and approach to problem solving. As such, you may not use AI to complete assigned tasks as part of any assessments. If you plan to use AI-supported or assistive technologies as part of a reasonable adjustment, please contact View email address on click.appcast.io so we can support you.Recruitment Adjustments and AccommodationsAt Arm, we want to build extraordinary teams. If you need an adjustment or an accommodation during the recruitment process, please email View email address on click.appcast.io. To note, by sending us the requested information, you consent to its use by Arm to arrange for appropriate accommodations. All accommodation or adjustment requests will be treated with confidentiality, and information concerning these requests will only be disclosed as necessary to provide the accommodation. Although this is not an exhaustive list, examples of support include breaks between interviews, having documents read aloud, or office accessibility. Please email us about anything we can do to accommodate you during the recruitment process.Hybrid WorkingArm’s approach to hybrid working is designed to create a working environment that supports both high performance and personal wellbeing. We believe in bringing people together face to face to enable us to work at pace, whilst recognizing the value of flexibility. Within that framework, we empower groups/teams to determine their own hybrid working patterns, depending on the work and the team’s needs. Details of what this means for each role will be shared upon application. In some cases, the flexibility we can offer is limited by local legal, regulatory, tax, or other considerations, and where this is the case, we will collaborate with you to find the best solution. Please talk to us to find out more about what this could look like for you.Equal OpportunitiesArm is an equal opportunity employer, committed to providing an environment of mutual respect where equal opportunities are available to all applicants and colleagues. We are a diverse organization of dedicated and innovative individuals, and don’t discriminate on the basis of race, color, religion, sex, sexual orientation, gender identity, national origin, disability, or status as a protected veteran.

Vacancy posted 1 day ago
Similar jobs that could be interesting for youBased on the Principal High-Speed I/O Architect (PCIe, CXL, UA Link) in San Jose, CA vacancy
  •  ...Principal RTL Lead – High Speed Ethernet (ASIC) 10+ Years Full-Time Principal...  ...Leadership: Act as the primary architect for the Ethernet subsystem...  ...), and auto-negotiation/link training (AN/LT). High-...  .... Familiarity with CXL or PCIe Gen 5/6 protocols. Direct... 
    Principal
    Full time

    MosChip Technologies Limited

    Santa Clara, CA
    1 day ago
  • $224k - $356.5k

     ...now looking for a Senior I/O Architect for our NVLink chip to...  ...experience over link layer architecture (Transaction...  ...interconnects (PCIE, UCIE, Chip to Chip links...  ...standard protocols CHI/CXL/AXIAble to define system...  ...opportunity employer. As we highly value diversity in our... 
    Suggested
    Full time

    Nvidia

    Santa Clara, CA
    1 day ago
  • $136k - $218.5k

     ...choice to join us today.The mixed-signal high-speed I/O group delivers innovative PHY designs...  ...closely with analog designers and system architects to develop micro-architecture...  ...protocols, such as Ethernet, InfiniBand, PCIe, and USB.Understanding of on-chip microcontrollers... 
    Suggested
    Full time

    Nvidia

    Santa Clara, CA
    5 days ago
  • $272k - $431.25k

    NVIDIA is seeking a Principal SoC Architect to join our architecture team and drive...  ...Specification & Modeling: Author high-quality architecture...  ...definitionRobotics & Automotive I/O: Practical knowledge of high-speed interfaces (PCIe, GMSL/Camera interfaces, Time-... 
    Principal
    Full time

    Nvidia

    Santa Clara, CA
    1 day ago
  •  ...Design Technologies provides high-performance, ultra-low...  ...generation of ultra high-speed SerDes IP at 448G and beyond...  ...Description We are seeking a Principal / Lead DSP & Systems Architect to own the architectural...  ...will drive end-to-end link architecture, DSP algorithm... 
    Principal

    Omni Design Technologies

    Milpitas, CA
    a month ago
  • $154.68k - $231.7k

     ...technologies, including ultra-fast read channels, high-performance processors, leading edge...  ...involved in the development of CXL and PCIe End Point devices of Marvell.Responsible...  ...various cross-functional groups such as Architect, other development teams, QA/Validation,... 
    Principal
    Permanent employment
    Full time
    Internship
    Work from home

    Marvell

    Santa Clara, CA
    1 day ago
  • $168k - $264.5k

     ...Design Engineer for our Coherent High Speed Interconnect team!For two...  ...SoCs and GPUs.Collaborate with architects, external partners, software...  ...interconnect protocols like PCIE, CXL, AXI, CHI will be useful.Understanding or experience with Link layer stacks including Data link... 
    Full time

    Nvidia

    Santa Clara, CA
    5 days ago
  • $220k - $290k

     ...next generation microLED technologies for high-performance computing and augmented reality...  ...Role As a Leading Developer for High-Speed microLED Arrays, you will bridge the gap between...  ...) Solid understanding of optical link budgets, chromatic dispersion, and optical... 
    Principal

    Inlighten Technologies

    Santa Clara, CA
    1 day ago
  • $124k - $195.5k

     ...where everyone is inspired to do their best work.We're looking for a curious and driven Junior Interconnect Engineer to join our High-Speed Interconnect team onsite in Santa Clara, CA. This is a great opportunity to develop deep expertise in high-speed cable and connector... 
    Full time
    Internship

    Nvidia

    Santa Clara, CA
    1 day ago
  • $272k - $431.25k

    We are seeking a senior CPU architect with deep experience designing high-performance, high-frequency server-class processors. This role focuses on the interaction between CPU architecture, power-performance optimization, and physical design.The successful candidate will... 
    Principal
    Full time

    Nvidia

    Santa Clara, CA
    1 day ago
  • $200k - $300k

    Job Title: Principal ASIC Architect - Memory Systems & AI InterconnectsJob Location: Santa Clara,...  ...ASIC Architecture, Memory Subsystems, CXL / NVLink / PCIe / UCIe/ UALink / RDMA, ARM CHI, AI...  ...AI infrastructure, with a focus on high-bandwidth optical interconnects for... 
    Principal

    CyberCoders

    Santa Clara, CA
    5 days ago
  • $272k - $431.25k

     ...-generation orbital roadmap to speed up AI adoption. We are looking for a strong technical architect to own end-to-end system software...  ...interfaces (USB, SMBus/I2C, PCIe) and proficiency with modern management...  ...skills, good work ethics, high sense of team-work, love to... 
    Principal
    Full time
    Work experience placement
    Remote work

    Nvidia

    Santa Clara, CA
    5 days ago
  • $184k - $287.5k

    We are looking for a Senior GPU PCIe and Boot architect. NVIDIA is seeking outstanding engineers to design...  ...and infrastructure for boot, PCIe/CXL enumeration, and capability discovery....  ...be an equal opportunity employer. As we highly value diversity in our current and future... 
    Full time

    Nvidia

    Santa Clara, CA
    1 day ago
  •  ...complete solutions to customers. In this high visibility position, your silicon and...  .... KEY RESPONSIBILITIES:Working on RAS, PCIe, Memory, MCA, CXL and Micro-Controller related failures with...  ...Experience of handling various high-speed test and measurement equipment such as... 

    AMD

    Santa Clara, CA
    1 day ago
  • $168k - $258.75k

     ...join us today.We are now looking for a Senior High-Speed IO (HSIO) Validation Engineer!What you will be doing:Own HSIO (PCIe/NVLink) validation of products from start to finish...  ...LTSSM failures; familiarity with data link layer and transaction layer.In depth understanding... 
    Full time

    Nvidia

    Santa Clara, CA
    1 day ago
  • $211k - $356k

     ...a dynamic group of system architects, packaging technology developers...  ...dedicated to creating high-performance, efficient, and...  ...management, memory topologies, high-speed I/O routing, and system...  ...interfaces, including LP/DDR5/6, PCIe Gen 5/6, and CXL. Ensure Signal Integrity (... 
    Temporary work

    MediaTek

    San Jose, CA
    4 days ago
  •  ...generation of supercomputing, high-performance computing, cloud,...  ...seeking an experienced SoC Architect to lead the architecture of next...  ...compute, memory, AI, high-speed I/O, power, clocking, and platform...  ...high-speed SerDes, DDR PHYs, PCIe/CXL PHYs, clocking subsystems, power... 

    AMD

    San Jose, CA
    4 days ago
  •  ...customers to build differentiated, high‑performance platforms.This highly...  ...connect concepts across domains, architect complex features, and guide both...  ...and protocol-level debug of high-speed I/O interfaces, including PCIe (Gen 4/5/6), CXL, DDR4/DDR5, Ethernet, USB, and... 

    AMD

    San Jose, CA
    3 days ago
  • $211k - $356k

     ...are a dynamic group of system architects, packaging technology...  ...experts dedicated to creating high-performance, efficient, and reliable...  ...develop and maintain high-speed, cycle-accurate, and transaction...  ...(NoC), and high-speed I/O (PCIe/CXL).• Workload Analysis & Profiling... 
    Temporary work
    Night shift

    MediaTek

    San Jose, CA
    4 days ago
  • $211k - $356k

     ...are a dynamic group of system architects, packaging technology...  ...experts dedicated to creating high-performance, efficient, and...  ...party and internal IPs (e.g., PCIe Gen 5/6, CXL, DDR5/HBM controllers, Network...  ...Solid understanding of high-speed I/O interfaces (PCIe, CXL, Ethernet... 
    Temporary work
    Night shift

    MediaTek

    San Jose, CA
    5 days ago
  • $194.4k - $330.4k

     ...Job Name AI/ML ASIC Architect Country/Region United...  ...interfaces like UCIe, PCIe, CXL, etc that integrates AI...  ...innovative and highly competitive adaptive accelerators...  ...a particular focus on I/O subsystems connected...  ...Familiarity with High-speed networking: InfiniBand,... 
    Full time
    Temporary work
    Work at office
    Remote work
    Flexible hours
    Shift work
    Night shift

    SanDisk

    Milpitas, CA
    4 days ago
  •  ...an exceptional SoC Architect to lead the architecture...  ...leading‑edge I/Os, high‑performance...  ...protocols such as PCIe, UCIe, UAL and/or Ethernet...  ..., advanced I/O, and AI, Networking...  ...next generation PCIe, CXL, Ethernet, DDR, UCIe...  ...Familiarity with high‑speed I/O protocols,... 
    Flexible hours

    AMD

    San Jose, CA
    2 days ago
  • $207k - $230k

     ...Intelligent Connectivity Platform integrates CXL®, Ethernet, NVLink, PCIe®, and UALink™ semiconductor-based...  ...techniques. Experience with high-speed designs with serdes/ddr IPs. Good...  ...level owners on defining and managing I/O timing budgets across hierarchical designs... 
    Principal
    Flexible hours

    Astera Labs

    San Jose, CA
    2 days ago
  •  ...centered around the circuit architecture and design of critical high-speed analog and digital blocks definition of specifications for the...  ...Experience in designing memory interfaces such as DDR4/5or serial links such as PCIEishighlydesirable Experience in modeling... 
    Principal
    Full time

    Monolithic Power Systems

    San Jose, CA
    23 hours ago
  •  ...for an experienced Hardware Engineer with strong expertise in high-speed hardware design, networking products, board bring-up, hardware...  ...designing complex hardware systems involving high-speed SERDES, PCIe, DDR5, NVMe, networking interfaces, and complex power architectures... 
    Full time

    2T Consulting

    San Jose, CA
    29 days ago
  •  ....THE ROLE: We are seeking a seasoned SoC Architect with expertise or significant interest in...  ...trainings, executive briefings, etc. You are highly adept at collaboration among top-thinkers...  ..., Interconnects, Coherency, Multimedia, I/O subsystems, Clocks, Resets, Safety,... 
    Principal

    AMD

    San Jose, CA
    5 days ago
  • $272k - $431.25k

     ...between GPUs, nodes, and storage at the speed modern AI demands—spanning low-level...  ...including quantum computing interconnects.This Principal Architect role leads the research agenda and...  .../or networking with deep expertise in high-performance networking (InfiniBand, RoCE... 
    Principal
    Full time
    Remote work

    Nvidia

    Santa Clara, CA
    3 days ago
  •  ...please visit us at We are seeking a Principal Architect to join our team and support our...  ...to improve mission outcomes, delivery speed, security posture, reliability, cost efficiency...  ..., diagrams, and related content in a highly confidential manner. Clearance... 
    Principal
    Work experience placement
    Work at office
    Local area
    Remote work
    Flexible hours

    UNISSANT

    Santa Clara, CA
    1 day ago
  • $200k - $275k

     ...of What's Possible. Learn more at and on LinkedIn and X.Principal AI Accelerator Architect Lead Boston, MA; San Jose, CA Team: MicroAI Role Summary...  ...management roles Proven ASIC design expertise, encompassing high-speed and low-power RTL development, integrating SystemVerilog... 
    Principal
    Permanent employment
    Full time
    Work at office
    Day shift

    Analog Devices

    San Jose, CA
    5 days ago
  • $185k - $220k

     ...Job Title: Principal Engineer, Signal‑Integrity and Power‑Integrity...  ...deep technical expertise in high‑speed interface design,...  ...interposer, TSV, high‑speed I/O standards, and power‑delivery...  ...industry standards such as PCIe Gen5/Gen6, CXL, UCIe, and JEDEC memory specifications... 
    Principal
    Work at office
    Local area

    SK hynix America

    San Jose, CA
    2 days ago

Do you want to receive more vacancies?

Subscribe and receive similar vacancies to Principal High-Speed I/O Architect (PCIe, CXL, UA Link). Be the first to apply!