Sign up to access all features of our service.
  • Job search
  • Favorites
  • Create a CV
    New
  • Salaries
  • Subscriptions

Sr. Debug Engineer - PCIe/CXL, RAS, Memory

Advanced Micro Devices Inc

ADVANCE YOUR CAREER. ADVANCE THE WORLD. At AMD, we believe technology has the power to solve the world’s most important challenges. From advancing healthcare and scientific discovery to powering AI and the technologies people rely on every day, innovation at AMD is shaping the future. Whether you’re designing next-gen processors, enabling AI breakthroughs, or bringing leading edge products to market, every role at AMD contributes to something bigger — technology that moves the world forward. Join us and, together, we’ll advance your career.Senior Server Systems Debug Engineer THE ROLE: We are looking for a dynamic, energetic and Experienced Systems Debug Engineer to join our Server Customer Engineering team. As a key contributor to the success of AMD’s product, you will be part of a leading team to drive customer issues to closure and deliver the highest quality, industry leading technologies to customers. The Systems Debug Engineering team fosters and encourages continuous technical innovation to showcase successes as well as facilitate continuous career development. THE PERSON: As a Leader in Server Customer Debug Engineering, you will drive accurate, scalable, and complete solutions to customers. In this high visibility position, your silicon and system engineering expertise will be necessary towards customer enablement, debug and root cause resolution. KEY RESPONSIBILITIES:Working on RAS, PCIe, Memory, MCA, CXL and Micro-Controller related failures with customers to get problems resolvedCollaboration with AMD global teams to identify best solutions Providing validation and debug recommendations to customers for validation, new features and debug related questions Utilizing debug tools (e.g., debug scripts, protocol analyzers, SCAN and JTAG tools etc.) to narrow down and root cause customer failures Debugging issues found during the process, bring-up, validation, and production phases of SOC programs Engaging in other software/hardware/design teams Leading task force and collaborative approach with multiple teamsPREFERRED EXPERIENCE:10+ years of total experience inclusive of one or multiple of the following areas: RAS (reliability, availability and serviceability) validation and debug. PCIe/CXL functional and protocol (e.g. Gen1~Gen6) debug, including PCIe/CXL IP bring up, validation and analysis. Memory functional and protocol validation and/or debug. MCA/MCE (Machine check architecture and exception) validation and debug. Experience of post silicon validation methodologies Experience of developing programming languages such as Python scripts Experience of handling various high-speed test and measurement equipment such as protocol analyzer and scope Experience of X86 micro architecture Programming/scripting skills (e.g. Python, C++, Perl, Ruby etc). Debug techniques and methodologiesACADEMIC CREDENTIALS:Bachelors or Masters degree in computer engineering/Electrical Engineering This role is not eligible for visa sponsorship.#LI-LM1Benefits offered are described: AMD benefits at a glance.AMD does not accept unsolicited resumes from headhunters, recruitment agencies, or fee-based recruitment services. AMD and its subsidiaries are equal opportunity, inclusive employers and will consider all applicants without regard to age, ancestry, color, marital status, medical condition, mental or physical disability, national origin, race, religion, political and/or third-party affiliation, sex, pregnancy, sexual orientation, gender identity, military or veteran status, or any other characteristic protected by law. We encourage applications from all qualified candidates and will accommodate applicants’ needs under the respective laws throughout all stages of the recruitment and selection process.AMD may use Artificial Intelligence to help screen, assess or select applicants for this position. AMD’s “Responsible AI Policy” is available here.This posting is for an existing vacancy.

Vacancy posted 5 days ago
Similar jobs that could be interesting for youBased on the Sr. Debug Engineer - PCIe/CXL, RAS, Memory in Santa Clara, CA vacancy
  •  ...something bigger — technology that moves the world forward.PCIe, CXL and Highspeed IO Validation Engineer  THE ROLE:We are looking for a dynamic, energetic, and...  ...experienceParticipated in silicon bring up and debug, support to internal engineering teamsAble to execute... 
    Suggested

    AMD

    Santa Clara, CA
    1 day ago
  • $184k - $287.5k

    NVIDIA is now looking for a Senior Memory System Engineer to join our ASIC Memory Subsystem team! As...  ...optimum performance, power, function and RAS in memory for Next generation SOC and...  ...layouts appropriate to the system workloads* Debug and bring up memory evaluation /... 
    Senior

    NVIDIA Corporation

    Santa Clara, CA
    1 day ago
  • $154.68k - $231.7k

     ...analog designs, and powerful cryptographic engines. These solutions address all segments...  ...involved in the development of CXL and PCIe End Point devices of Marvell.Responsible...  ...architecturesProficiency in C programming, FW debugging tools, and embedded development... 
    Suggested
    Permanent employment
    Full time
    Internship
    Work from home

    Marvell

    Santa Clara, CA
    5 days ago
  • $127.63k - $191.2k

     ...ImpactThe Senior Staff Validation Engineer will drive hands-on lab...  .../SoC products integrating CXL 3.x, HBM, DDR, PCIe, and high-speed SerDes. This...  ...silicon bring-up, systematic debug, and rigorous characterization...  ...to characterize link and memory behavior (e.g., throughput,... 
    Senior
    Permanent employment
    Full time
    Internship
    Work from home

    Marvell

    Santa Clara, CA
    3 days ago
  • $168k - $264.5k

     ...performance computing, and visualization — and the memory subsystem is one of the most...  ...are hiring a Senior Memory Qualification Engineer inside the Silicon Co-Design Group who will...  ...beyond yourself and measurable impact on debug velocity, coverage, or escape rate.Ways to... 
    Senior
    Full time
    Immediate start
    Flexible hours
    Shift work

    Nvidia

    Santa Clara, CA
    3 days ago
  • $164.47k - $311.89k

     ...Senior Design Verification Engineer for the Silicon Chassis...  ...verification, and memory subsystem behavior, with...  ...AMBA (CHI, ACE, AXI), PCIe, UCIe, and CXL; cache coherency and memory...  ...functions including debug, trace, clock and power management, RAS, QoS, and security featureExperience... 
    Senior
    Full time
    Internship
    Local area
    Immediate start
    Shift work

    Intel

    Santa Clara, CA
    5 days ago
  • $138k - $206k

     ...the computational and memory requirements of these workloads...  ...hardware and software engineers to identify and address...  ...die, integrating UCIe, PCIe, and other high-speed...  ...IP — UCIe, PCIe, CXL, die-to-die, and NoC —...  ...develop test plans and debug functional issues at the... 
    Senior
    Work at office
    Flexible hours
    Night shift

    Samsung Semiconductor

    San Jose, CA
    1 day ago
  • $138k - $206k

     ...effectively handle the computational and memory requirements of these workloads while minimizing...  ...closely with both hardware and software engineers to identify and address the unique...  ...power, thermal, and cost.Troubleshoot and debug hardware issues and ensure the quality of... 
    Senior
    Work at office
    Flexible hours
    Night shift

    Samsung Semiconductor

    San Jose, CA
    4 days ago
  •  ...speed interconnect subsystems—including PCIe, CXL, and UA Link—and define coherent and non...  ...high-speed I/O subsystems to meet compute, memory, and interconnect performance targets....  ...equivalent) in Electrical or Computer Engineering with 10+ years of experience in semiconductor... 
    Work at office
    Local area
    Shift work

    ARM

    San Jose, CA
    5 days ago
  • $183k - $247.6k

     ...help.You’ll join a diverse team of hardware engineers, software engineers, system engineers,...  ...As a Senior Manufacturing Engineer on the PCIe and Signal Integrity team within the Core...  ...perform PCIe component and subsystem debug and root-cause failure analysis, create runbooks... 
    Senior
    Contract work
    Local area
    Flexible hours

    AmazonWebServices

    Cupertino, CA
    1 day ago
  • $138k - $206k

     ...for a DRAM application engineer to join our application...  ...experience with Samsung memory products including...  ...validate memory-related RAS features on next generation...  ..., Memory, Networking, PCIe.).Expertise in lab setup...  ...driving test plans and debug activities.You’re... 
    Senior
    Local area
    Flexible hours

    Samsung Semiconductor

    San Jose, CA
    5 days ago
  •  ...Experience: 5-12+ Years Responsibilities Verify the HBM-based Memory Controller subsystem using SystemVerilog/UVM. Develop...  ...ECC, QoS, power management, and performance. Execute regressions, debug RTL/design issues, and drive functional and code coverage closure... 
    Senior

    ACL Digital

    San Jose, CA
    1 day ago
  • $217k - $326k

     ...Principal Hardware Systems Engineer within Everpure’s EXA...  ...compute (x86/ARM), memory subsystems, DPUs, high-speed fabrics (PCIe Gen 5/6, CXL), and media technologies...  ...releases. Escalated Debug & Failure Analysis Authority...  ..., and serviceability (RAS). WHAT YOU BRING... 
    Full time
    Work at office
    Flexible hours

    Everpure, Inc.

    Santa Clara, CA
    1 day ago
  • $196k - $310.5k

     ...building that future with some of the most motivated engineers in the industry. We're looking for a Senior Memory Systems Engineer to own HBM and LPDDR integration...  ...integration, bringup, characterization, and debug for next-generation SoCs — taking memory subsystems... 
    Senior
    Full time
    Remote work

    Nvidia

    Santa Clara, CA
    2 days ago
  • $179k - $244k

    Sr Staff / Principal Application Engineer - System SoftwareCategoryApplication & Customer SupportLocationSan...  ...customized features and debug system issues side by side...  ...(I2C/SPI/UART/GPIO, USB, PCIe, SDIO, etc.)- Systematic...  ...task scheduling, memory hierarchy, MMU, interrupt... 
    Senior

    MediaTek

    San Jose, CA
    5 days ago
  • $168k - $264.5k

     ...looking for hardworking systems engineers who will craft FPGA...  ...platforms and drive complex debug and problem-solving activities...  ...industry-standard protocols such as PCIe, CXL, NVLINK, USB, CHI, and CPU-GPU...  ...skills.Experience with memory bring-up of LPDDR5/6, DDR5/6,... 
    Senior
    Full time

    Nvidia

    Santa Clara, CA
    1 day ago
  • $179.76k - $286k

    Sr. Staff/Principal Engineer - System SoftwareCategorySoftwareLocationSan Jose, CAExperienceMore...  ...bring up, reproducing/debugging issues, and other related...  ...(I2C/SPI/UART/GPIO, USB, PCIe, SDIO and so on)• Proactive...  ...including task scheduling, memory hierarchy, MMU, interrupt... 
    Senior
    Temporary work

    MediaTek

    San Jose, CA
    1 day ago
  •  ...technology takes more than great engineering—it takes a team of...  ...resource utilization (CPU, Memory, PCIe).Reliability Validation: Conduct...  ...reliability failures. Use advanced debugging tools (oscilloscopes, logic...  ...-speed interfaces (PCIe, CXL) and memory subsystems (DDR5... 
    Senior

    Axiado Corporation

    San Jose, CA
    5 days ago
  • $230.4k - $322.56k

     ...Job Description As a Sr Silicon Bring-Up and Integration Engineer, you will be a key hands‑...  ...characterize device behavior, and debug complex hardware/software...  ..., clocks and resets, memory interfaces, peripherals,...  ...as JTAG, SPI, I2C, UART, PCIe, Ethernet, SerDes, DDR/LPDDR... 
    Senior
    Permanent employment
    Temporary work
    Local area
    Immediate start
    Remote work
    Worldwide
    Relocation

    Blue Origin

    Cupertino, CA
    3 days ago
  • $168k - $264.5k

     ...seeking hardworking, motivated and creative Senior Verification Engineer for our GPU Memory Subsystem IP verification Team! At NVIDIA, we have crafted...  ...for and be involved with post-silicon verification and debug.What we need to see: BS / MS or equivalent experience.6+ years... 
    Senior
    Full time

    Nvidia

    Santa Clara, CA
    5 days ago
  • $196k - $310.5k

     ...we are looking for hardworking engineers who will craft FPGA prototypes of...  ...and digital design concepts.Good debugging and problem solving skills.Hands...  ...skills.Experience with memory bring up of Memory (LPDDR5/6, DDR5/6), CXL/PCIE and/or high speed I/F such as USB... 
    Senior
    Full time

    Nvidia

    Santa Clara, CA
    5 days ago
  • $163k - $224k

    Who We AreApplied Materials is a global leader in materials engineering solutions used to produce virtually every new chip and advanced...  ...enabling novel integrated materials solutions for Logic and/or Memory scaling. Key ResponsibilitiesIntegration lead for FEOL/MEOL/BEOL... 
    Senior
    Full time

    Applied Materials

    Santa Clara, CA
    5 days ago
  • $200k - $300k

     ...Principal ASIC Architect - Memory Systems & AI InterconnectsJob...  ..., Memory Subsystems, CXL / NVLink / PCIe / UCIe/ UALink / RDMA, ARM...  ...lead other architects and engineers, setting best practices, architectural...  ...tuning, and system-level debugging to achieve target... 

    CyberCoders

    Santa Clara, CA
    4 days ago
  •  ...cross-functional teams across multiple engineering disciplines and geographic locations.Communicate...  ...such as HBM, Die-to-Die (D2D), SerDes, PCIe, and memory subsystems.Deep understanding of VLSI...  ..., BFMs, simulation environments, and debug workflows.Proven experience... 
    Senior

    AMD

    San Jose, CA
    4 days ago
  • $173.9k - $235.2k

     ...Services (AWS) Hardware Engineering team creates compute...  ...excellence.We are looking for a Sr System Development...  ...validation, debug, and serviceability.- Develop...  ...critical subsystems (compute, memory, networking, power, and...  ...validation (CPU/memory/PCIe/power), or hardware... 
    Senior
    Contract work
    Internship
    Local area
    Flexible hours

    Amazon

    Cupertino, CA
    1 day ago
  • $138k - $206k

     ...handle the computational and memory requirements of these workloads...  ...with both hardware and software engineers to identify and address the...  ...capacity, run-time performance, and debug visibility.Develop transactors...  ...interface protocols such as PCIe, DDR/HBM, AXI/CHI, or Ethernet... 
    Senior
    Work at office
    Flexible hours

    Samsung Semiconductor

    San Jose, CA
    4 days ago
  • $164k - $295k

     ...Windows, Mac, and Linux. As a Software Engineer, you will be expected to have ownership...  ...core OS subsystems such as file system, memory and process, and networking. Many features...  ...Windows, Mac OS, or Linux Experience debugging memory corruptions, process contentions... 
    Senior
    Permanent employment
    Work experience placement
    Work at office
    Local area
    Remote work
    2 days per week
    3 days per week
    Sunnyvale, CA
    19 days ago
  • $200k

     ...are looking for a Senior RTL Engineer to help build Velaura’s next-generationPhysical...  ...spanning AI workloads,memory systems, runtime software, and...  .... ~ Strong debugging and problem-solving skills....  ...security. Familiarity with RAS features in memory and data paths... 
    Senior
    Flexible hours
    Night shift

    Velaura

    Santa Clara, CA
    1 day ago
  • $194k - $349k

     ...in their environments. This is a Sr. Software Development Engineer II (SDE) role in the CTIO team...  ...OS subsystems such as file system, memory, process, and networking, and many are...  ...or Windows) Proven experience in debugging memory corruption issues, process contentions... 
    Senior
    Permanent employment
    Work experience placement
    Work at office
    Local area
    Remote work
    Sunnyvale, CA
    12 days ago
  • $156.4k - $253k

     ...About the Role Join our FPGA engineering team and help deliver high-...  ...executing lab bring-up, in-system debugging, and hardware validation. Collaborate...  ...to define interfaces, review memory map structures, and integrate complex IP blocks (PCIe, Ethernet, QDMA, DDR/LPDDR).... 
    Senior
    Full time
    Work at office

    Palo Alto Networks, Inc.

    Santa Clara, CA
    2 hours ago

Do you want to receive more vacancies?

Subscribe and receive similar vacancies to Sr. Debug Engineer - PCIe/CXL, RAS, Memory. Be the first to apply!