Senior Design Verification Engineer - Memory Controller Subsystem (HBM)
ACL Digital
Job-ID28825256Reference26-01201TypeContract Experience: 5–12+ Years Responsibilities Verify the HBM-based Memory Controller subsystem using SystemVerilog/UVM. Develop verification plans, UVM testbenches, test cases, assertions (SVA), and functional coverage. Verify the HBM protocol, memory transactions, scheduling, ECC, QoS, power management, and performance. Execute regressions, debug RTL/design issues, and drive functional and code coverage closure. Collaborate with Architecture, RTL, and Validation teams through verification signoff. Required Skills Strong SystemVerilog/UVM expertise. Experience verifying DDR/HBM memory controllers or memory subsystems. Good understanding of HBM/DDR protocols, AXI interfaces, and memory architecture. Experience with assertions, constrained-random verification, coverage closure, and VIP integration. Proficiency with Xcelium/VCS/Questa and scripting (Python/Perl/Shell).
Vacancy posted 2 days ago
Similar jobs that could be interesting for youBased on the Senior Design Verification Engineer - Memory Controller Subsystem (HBM) in San Jose, CA vacancy
$168k - $264.5k
..., motivated and creative Senior Verification Engineer for our GPU Memory Subsystem IP verification Team! At... ...you will partner with the design and architecture teams to... ...experience of dynamic memory controllers (ddr{2, 3, 4, 5}, lpddr{2, 3,4,5,6}, HBM, or GDDR)Strong debugging...SeniorFull time- Rambus is seeking a Senior Principal Engineer to join the MIC team in San Jose, CA. You will lead architecture and development for next‑generation memory subsystems, including DDR5/DDR6, LPDDR4/5/6, and HBM derivatives, and drive PHY, SI, and system integration decisions...Senior
- ...Role: Principal/Lead Design Engineer Memory Controller- (CHI-G / DFI) Location: San... ...for our Memory Controller subsystem, with deep expertise in the... ...Gateway) protocol and DDR/LPDDR/HBM PHY-facing DFI (DFI... ...closure Collaborate with verification, DFT, and physical design...Suggested
The AES Group
San Jose, CA1 day ago $164.47k - $311.89k
...About the RoleIntel is seeking a Senior Design Verification Engineer for the Silicon Chassis team. In this... ..., protocol verification, and memory subsystem behavior, with enough breadth in RTL... ...MMUs (SMMU or IOMMU) and interrupt controllers, and working knowledge of the associated...SeniorFull timeInternshipLocal areaImmediate startShift work- ...Design Verification Engineer We are looking for talented Design Verification Engineers to help verify and deliver Velaura... ...correctness criteria. Verify compute engines, memory subsystems, interconnect fabrics, control processors, DMA engines, and other critical SoC...Senior
Auradine
Santa Clara, CA5 days ago - ...will lead and architect the memory subsystem of next-generation network... ...generations of DDR5 and DDR4 in both design and debug. You will work... ...evaluate and select memory controller IP/vendors, collaborate... ...experience in hardware engineering, with a focus on next-generation...
$168k - $258.75k
..., and motivated hardware engineers to take our GPU memory subsystem from first silicon power-... ...doing:Hands-on leadership of HBM/GDDR enablement,... ...review of memory partner’s design limits and test methodology... ...generation.Apply understanding of controller design, board design, and...Full time$100k
...solving hard problems. We are growing our team and looking for contributors of all seniorities.Tenstorrent is seeking a SoC Design Verification Engineer to validate the System Management Controller (SMC) and enable seamless multi-chip integration. In this role, you will...SeniorPermanent employmentRemote work$150k - $220k
...fundamentally change the design, economics,... ...We are seeking a Senior ASIC Design Engineer to join our processor subsystem team, focused on the... ...configuration, integration, and verification planning of Arm processor... ...bus interconnects, memory controllers, and peripheral IP...SeniorFull timeWork at officeImmediate startVisa sponsorshipNight shiftE-Space
Saratoga, CA2 days ago- ...advance your career. THE ROLE: As a Senior CPU Design Verification Engineer, you will join a CPU testbench... ...and debug teams to validate complex subsystems, working closely with globally distributed... ...in design verification (CPU, memory, networking, or similar domains)Experience...Senior
$164.47k - $269.1k
Job Details:Job Description: About the RoleAs a Senior SoC Design Verification Engineer, you will lead verification efforts for complex system-on-chip... ..., methodology development, and execution across block, subsystem, and SoC-level verification environments. Working closely...SeniorFull timeLocal areaImmediate startWorldwideShift work- ...Santa Clara, CA headquarters 3 days per week.The role:Senior Staff Design Verification Engineer What you will do:We want to build a company and a culture... ...have built the industry’s first highly programmable in-memory computing architecture that applies to a broad class of...Senior3 days per week
$142.6k - $206.5k
...Speed Protocol IP Development Lead Dv Engineer Altera is responsible for High-... ...product specifications, logic/RTL design and implementation, RTL verification, IP FPGA validation and debugging.... ...perspectives. Developing IP/subsystem/system level testbench, create...SeniorLocal areaShift workAltera
San Jose, CA5 days ago- ...Verilog, System Verilog, and modern verification libraries like UVM 10+ years of ASIC design verification experience Experience / Background with DDR or Memory Controller. PHY Verification is a plus... ...with architects, hardware engineers, and firmware engineers to understand...Senior
- Abbott in Santa Clara, CA seeks a Senior Product Development Engineer to lead design verification activities for medical device... ...-on prototype development, subsystem ownership, and strong GD&T and... ...engineers and adherence to FDA/ISO design controls. #J-18808-Ljbffr AbbottSenior
- Micron Technology is seeking a Senior Engineer in the NVE Design Engineering Core to advance best-in-class memory products and mixed-signal circuit design. You will contribute to core development and participate in full-chip integration, impacting performance and power...Senior
$163k - $237k
Develop verification plans and test plans for digital intellectual properties (IPs) and subsystems. Create and utilize verification components... ...Bachelor's degree in Electrical Engineering, Computer Engineering,... ....Experience working with design verification (DV) testbenches...SeniorWorldwide$136k - $218.5k
We're now looking for a Senior Digital Design Verification Engineer! NVIDIA has continuously reinvented itself over two decades. Our invention of the GPU in 1999 sparked the growth of the PC gaming market, redefined modern computer graphics, and revolutionized parallel...SeniorFull time$141.91k - $200.34k
...Description: Intel is seeking a Design Verification Engineer for the Silicon Chassis... ...You will work closely with senior engineers to build and... ...chassis IP/features at IP and subsystem level- Build reusable verification... ...of cache coherency and memory consistency models-...Full timeLocal areaImmediate startShift work$136k - $218.5k
NVIDIA is seeking a hardworking Senior ASIC Design Verification Engineer to help drive sign-off strategies for world's leading GPUs and SoCs. This position offers you an outstanding opportunity to influence performance of the next generation GPU and SoC, allowing you to...SeniorFull timeWork experience placementRemote work$151k - $251.8k
...with us!Role and ResponsibilitiesAs a Design Verification Engineer, you will contribute to the... ...interconnects, combined experience with LPDDR memory controllers is a plusProficiency in ARM... ...products, enabling cutting-edge memory subsystem capabilities across diverse market...Hourly payFull timeRelocation$200k - $250k
Job Title: Principal Design Verification Engineer - PCIe / High-Speed SoCLocation: Santa Clara, CACompensation... ...and plans for PCIe IP, SerDes subsystems, and high-speed SoC integrations to achieve... ...involving DMA, interrupts, and memory subsystems.QualificationsBachelor's or...- ...Azure, and Oracle.THE PERSON:We are seeking a high‑impact Design Verification Engineer with strong technical depth, ownership, and the ability... ...and is comfortable leading verification efforts across IP, subsystem, and SoC levels.You will work in a fast‑paced, highly...Senior
$119.8k - $234.7k
...and Infrastructure Engineering (SCHIE) is the team... ...is responsible for design, development, manufacturing... ...are looking for a Senior Silicon Design Verification Engineer to join... ...firmware at the subsystem and SoC levels,... ...information that is controlled for export under export...SeniorOngoing contractPermanent employmentWork at officeLocal areaWorldwide3 days per week$119.8k - $234.7k
..., and Infrastructure Engineering (SCHIE) is the team behind... ...(AISiE) SoC Design Verification team is instrumental... ...We are looking for a Senior Design Verification Engineer... ...requirements for IP/Subsystem/SoC-level... ...information that is controlled for export under export...SeniorOngoing contractPermanent employmentWork at officeLocal areaWorldwide3 days per week$167.7k - $245.2k
...help each other grow. Because full product development—from design to qualification to production—is within our team, we’re able... ..., experiment more, and work quickly. As an ASIC Design Verification Engineer, you will play a critical role in developing Cisco’s revolutionary...SeniorFull timeTemporary workLocal areaFlexible hours- NVIDIA is seeking a Senior Firmware Engineer for its Memory Subsystem Team. The role involves firmware development for NVLINK-C2C and debugging for NVIDIA products. Candidates should possess a BS or MS in EE with embedded systems focus and substantial experience in boot...Senior
$150k - $250k
Job Title: Senior ASIC Verification EngineerJob Location: Santa Clara... ...PCIe, CXL, UALink), Memory SubsystemPosition... ...Senior ASIC Verification Engineer to join our dynamic... ...and applications to design memory acceleration.Key... ...components including memory subsystems and interconnect...Senior- ...Design Verification Engineer Immediate need for a talented Design Verification Engineer. This is a fulltime opportunity with long-term potential... ...or other scripting languages ~ Experience with version control systems (DesignSync, git) ~ Superior writing, grammar,...SeniorFull timeImmediate start
Pyramid Corporation
San Jose, CA2 days ago $168k - $264.5k
...future of computing! As a Senior Verification Engineer on our CPU Verification Team... ...for sophisticated CPU designs.Apply brand new verification... ...working on CPU and/or CPU-based subsystems.Strong understanding of... ..., caches, virtual memory systems, coherency, etc.Strong...SeniorFull timeWork experience placement
Do you want to receive more vacancies?
Subscribe and receive similar vacancies to Senior Design Verification Engineer - Memory Controller Subsystem (HBM). Be the first to apply!
Related searches
- semiconductor product engineer San Jose, CA
- physical design engineer San Jose, CA
- senior product design engineer San Jose, CA
- data center design engineer San Jose, CA
- senior design verification engineer San Jose, CA
- staff design engineer San Jose, CA
- soc design engineer San Jose, CA
- manufacturing design engineer San Jose, CA
- senior manager product engineering San Jose, CA
- cad design engineer solidworks San Jose, CA