Senior Design Verification Engineer - Memory Controller Subsystem (HBM)
ACL Digital
TypeContract Experience: 5–12+ Years Responsibilities Verify the HBM-based Memory Controller subsystem using SystemVerilog/UVM. Develop verification plans, UVM testbenches, test cases, assertions (SVA), and functional coverage. Verify the HBM protocol, memory transactions, scheduling, ECC, QoS, power management, and performance. Execute regressions, debug RTL/design issues, and drive functional and code coverage closure. Collaborate with Architecture, RTL, and Validation teams through verification signoff. Required Skills Strong SystemVerilog/UVM expertise. Experience verifying DDR/HBM memory controllers or memory subsystems. Good understanding of HBM/DDR protocols, AXI interfaces, and memory architecture. Experience with assertions, constrained-random verification, coverage closure, and VIP integration. Proficiency with Xcelium/VCS/Questa and scripting (Python/Perl/Shell).
Vacancy posted 3 hours ago
Similar jobs that could be interesting for youBased on the Senior Design Verification Engineer - Memory Controller Subsystem (HBM) in San Jose, CA vacancy
$134.39k - $201.3k
...production-ready IP subsystems — spanning... ...Ethernet, DDR/Memory, Security/Boot... ...components, verification environments,... ...COE, you will design, verify, and deliver... ...for memory controllers and PHY... ...in electrical engineering, Computer Engineering... ..., LPDDR, or HBM protocols and...SeniorPermanent employmentFull timeInternshipWork from homeShift work$136k - $218.5k
...hardworking, motivated and creative Senior Verification Engineer for our Tegra SoC Memory Subsystem IP verification Team! At NVIDIA... ..., you will partner with the design and architecture teams to help... ...experience of dynamic memory controllers (ddr{2, 3, 4, 5}, lpddr{2, 3,4,...SeniorFull time$134.39k - $201.3k
...high performance design, advanced die-to-... ...develop a functional verification environment,... ...including block/unit, subsystem, and SOC levels.-... ...in PCIe and Memory Subsystems is highly... ..., Electrical Engineering, or Computer Engineering... ..., and revision control systems.Other...SeniorPermanent employmentInternshipWork from home$164.47k - $311.89k
...About the RoleIntel is seeking a Senior Design Verification Engineer for the Silicon Chassis team. In this... ..., protocol verification, and memory subsystem behavior, with enough breadth in RTL... ...MMUs (SMMU or IOMMU) and interrupt controllers, and working knowledge of the associated...SeniorFull timeInternshipLocal areaImmediate startShift work- ...will lead and architect the memory subsystem of next-generation network... ...generations of DDR5 and DDR4 in both design and debug. You will work... ...evaluate and select memory controller IP/vendors, collaborate... ...experience in hardware engineering, with a focus on next-generation...Suggested
$168k - $258.75k
..., and motivated hardware engineers to take our GPU memory subsystem from first silicon power-... ...doing:Hands-on leadership of HBM/GDDR enablement,... ...review of memory partner’s design limits and test methodology... ...generation.Apply understanding of controller design, board design, and...Full time- ...advance your career. THE ROLE: As a Senior CPU Design Verification Engineer, you will join a CPU testbench... ...and debug teams to validate complex subsystems, working closely with globally distributed... ...in design verification (CPU, memory, networking, or similar domains)Experience...Senior
$163k - $237k
...programmable IPs.Drive verification excellence by... ...coverage models designed to track, manage,... ...at the IP and subsystem levels, identifying... ...junior verification engineers on design... ...cores, hierarchical memory subsystems).Experience... ....As an Senior ASIC Design Verification...SeniorWorldwide$124k - $208.4k
...with us!Role and ResponsibilitiesAs a Senior GPU Design Verification Engineer - GCDV, you will contribute to the... ...three levels: Graphic Code, Subsystem Verification, and Formal Verification... ...information subject to U.S. export control restrictions. Applicants must have...SeniorHourly payFull timeRelocation- ...Santa Clara, CA headquarters 3 days per week.The role:Senior Staff Design Verification Engineer What you will do:We want to build a company and a culture... ...have built the industry’s first highly programmable in-memory computing architecture that applies to a broad class of...Senior3 days per week
- ...Verilog, System Verilog, and modern verification libraries like UVM 10+ years of ASIC design verification experience Experience / Background with DDR or Memory Controller. PHY Verification is a plus... ...with architects, hardware engineers, and firmware engineers to understand...Senior
Infobahn Softworld
Santa Clara, CA4 days ago $184k - $287.5k
NVIDIA's SoC Memory Subsystem team is looking for a strong, senior DRAM firmware engineer to own memory firmware from architecture... ...production tuning.Design and implement DRAM... ...build and version-control tooling.Excellent... ...across DDR / LPDDR / HBM and multiple DRAM vendors...SeniorFull time$150k - $250k
Job Title: Senior ASIC Design EngineerJob Location: Santa Clara... .../O, AI Accelerator, Memory Subsystem DesignPosition... ...Senior ASIC Design Engineer to lead the design and... ...specifications.Perform extensive verification and validation of... ..., UCIe, UALink, and HBM technologies....Senior$163k - $237k
Develop verification plans and test plans for digital intellectual properties (IPs) and subsystems. Create and utilize verification components... ...Bachelor's degree in Electrical Engineering, Computer Engineering,... ....Experience working with design verification (DV) testbenches...SeniorWorldwide$150k - $220k
...fundamentally change the design, economics,... ...We are seeking a Senior ASIC Design Engineer to join our processor subsystem team, focused on the... ...configuration, integration, and verification planning of Arm processor... ...bus interconnects, memory controllers, and peripheral IP...SeniorFull timeWork at officeImmediate startVisa sponsorshipNight shift$136k - $218.5k
We're now looking for a Senior Digital Design Verification Engineer! NVIDIA has continuously reinvented itself over two decades. Our invention of the GPU in 1999 sparked the growth of the PC gaming market, redefined modern computer graphics, and revolutionized parallel...SeniorFull time$136k - $218.5k
NVIDIA is seeking a hardworking Senior ASIC Design Verification Engineer to help drive sign-off strategies for world's leading GPUs and SoCs. This position offers you an outstanding opportunity to influence performance of the next generation GPU and SoC, allowing you to...SeniorFull timeWork experience placementRemote work$141.91k - $200.34k
...Description: Intel is seeking a Design Verification Engineer for the Silicon Chassis... ...You will work closely with senior engineers to build and... ...chassis IP/features at IP and subsystem level- Build reusable verification... ...of cache coherency and memory consistency models-...Full timeLocal areaImmediate startShift work$151k - $251.8k
...with us!Role and ResponsibilitiesAs a Design Verification Engineer, you will contribute to the... ...interconnects, combined experience with LPDDR memory controllers is a plusProficiency in ARM... ...products, enabling cutting-edge memory subsystem capabilities across diverse market...Hourly payFull timeRelocation- ...Azure, and Oracle.THE PERSON:We are seeking a high‑impact Design Verification Engineer with strong technical depth, ownership, and the ability... ...and is comfortable leading verification efforts across IP, subsystem, and SoC levels.You will work in a fast‑paced, highly...Senior
$200k - $250k
Job Title: Principal Design Verification Engineer - PCIe / High-Speed SoCLocation: Santa Clara, CACompensation... ...and plans for PCIe IP, SerDes subsystems, and high-speed SoC integrations to achieve... ...involving DMA, interrupts, and memory subsystems.QualificationsBachelor's or...$119.8k - $234.7k
..., and Infrastructure Engineering (SCHIE) is the team behind... ...(AISiE) SoC Design Verification team is instrumental... ...We are looking for a Senior Design Verification Engineer... ...requirements for IP/Subsystem/SoC-level... ...information that is controlled for export under export...SeniorOngoing contractPermanent employmentWork at officeLocal areaWorldwide3 days per week$167.7k - $245.2k
...help each other grow. Because full product development—from design to qualification to production—is within our team, we’re able... ..., experiment more, and work quickly. As an ASIC Design Verification Engineer, you will play a critical role in developing Cisco’s revolutionary...SeniorFull timeTemporary workLocal areaFlexible hours$150k - $250k
Job Title: Senior ASIC Verification EngineerJob Location: Santa Clara... ...PCIe, CXL, UALink), Memory SubsystemPosition... ...Senior ASIC Verification Engineer to join our dynamic... ...and applications to design memory acceleration.Key... ...components including memory subsystems and interconnect...Senior$136k - $218.5k
NVIDIA is seeking an outstanding Senior ASIC Verification Engineer to verify the design and implementation of the world’s leading SoC's and GPU's. This position... ...of the verification infrastructure for memory subsystem unitsVerify firmware code, with specific attention...SeniorFull time$220.92k - $311.89k
...across edge and cloud. As a Senior Formal Verification Engineer, you will play a critical... ...of complex digital designs using advanced formal methods... ...complex SoC IP blocks and subsystems.Develop and maintain formal... ...Things, the latest advances in memory and programmable solutions...SeniorFull timeInternshipLocal areaImmediate startShift work$130k - $192k
...Recruiting. Functional verification of complex designs. Responsible for verification... ...include High bandwidth memory (HBM) PHY / controller sub-systems, Ethernet/... ...NOT open at this time. Seniority level Seniority level... ...function Job function Engineering and Design Industries...Full timeH1bTara Technical Solutions (TTS)
San Jose, CA5 days ago- ...telling what you could accomplish. Design Verification Engineers at Apple are responsible for verifying... ...the quality of the SOC or an IP or subsystem. This requires you to review design... ...Engine hardware - DRAM subsystem, memory controller logic - Encode and Decode systems...
Apple
Santa Clara, CA3 days ago - ...Job Title Design Verification Engineer Job Description Responsibilities (depends on the detailed assignment, the candidate may actually... ...Store Unit, Data Cache Unit, Level 2 Cache, CPU L1-L2 Memory Subsystem interaction Must be a highly organized, detail-oriented...
Netpace
Santa Clara, CA3 days ago - ...Design Verification Engineer As a Design Verification Engineer, you will contribute to the functional verification of GPU Subsystems such as Shader, Texture, and Memory Systems. Responsibilities Triage regression failures and make testbench updates Debug...
Kasmo Global
San Jose, CA3 days ago
Do you want to receive more vacancies?
Subscribe and receive similar vacancies to Senior Design Verification Engineer - Memory Controller Subsystem (HBM). Be the first to apply!
Related searches
- semiconductor product engineer San Jose, CA
- system design engineer San Jose, CA
- senior asic design engineer San Jose, CA
- design verification engineer San Jose, CA
- sr. product engineer San Jose, CA
- product engineering manager San Jose, CA
- cad design engineer solidworks San Jose, CA
- data center design engineer San Jose, CA
- digital design engineer San Jose, CA
- director of product engineering San Jose, CA