Sign up to access all features of our service.
  • Job search
  • Favorites
  • Create a CV
    New
  • Salaries
  • Subscriptions

Memory Subsystem Architect and Design Engineer

Advanced Micro Devices Inc

WHAT YOU DO AT AMD CHANGES EVERYTHING At AMD, our mission is to build great products that accelerate next-generation computing experiences—from AI and data centers, to PCs, gaming and embedded systems. Grounded in a culture of innovation and collaboration, we believe real progress comes from bold ideas, human ingenuity and a shared passion to create something extraordinary. When you join AMD, you’ll discover the real differentiator is our culture. We push the limits of innovation to solve the world’s most important challenges—striving for execution excellence, while being direct, humble, collaborative, and inclusive of diverse perspectives. Join us as we shape the future of AI and beyond. Together, we advance your career. THE ROLE:This is a leadership role in a dynamic, fast-paced environment focused on advancing cutting-edge network technologies within an AI-driven roadmap. You will lead and architect the memory subsystem of next-generation network hardware.THE PERSON:You possess deep expertise in memory hardware, with hands-on experience across recent generations of DDR5 and DDR4 in both design and debug. You will work closely with ASIC architects to evaluate and select memory controller IP/vendors, collaborate with silicon IP providers to optimize controller configurations, and partner with board designers to establish robust PCB trace design guidelines.KEY RESPONSIBILITIES:Hardware Architecture and Bring up: Lead the architecture and bring up of hardware systems and products involving next-gen memory subsystems.Root Cause Analysis and Corrective Action: Investigate, hand-on debug and resolve next-gen and legacy memory issues, including root cause analysis and corrective action.Collaborate with IP and memory suppliers and vendors to resolve hardware-related issues. Develop and implement corrective actions to prevent future hardware failures. Design and Implementation of Improvements: Identify opportunities for hardware improvements, second sourcing, and cost reductions. Develop and implement test plans to validate hardware improvements. Documentation and Knowledge Transfer: Maintain and update technical documentation, including design documents, user manuals, and technical notes. Collaborate with knowledge management teams to ensure knowledge transfer and retention. Collaboration and Communication: Collaborate with stakeholders, including product management, sales, and marketing, to understand customer requirements and market needs. PREFERRED EXPERIENCE:Extensive experience in hardware engineering, with a focus on next-generation DDR5/DDR4 memory systems.Hands-on expertise in hardware troubleshooting, including component-level isolation, root cause analysis, repair, and rework.Strong foundation in hardware design principles, including circuit design, PCB layout, and system integration.Proficiency with hardware development tools, including CAD platforms (e.g., Altium, Cadence), simulation tools (e.g., SPICE), and scripting languages such as Python.Solid understanding of hardware validation and test methodologies, including debugging and failure analysis.Proficient in using memory test equipment, including logic and protocol analyzers.Excellent communication and collaboration skills, with the ability to work effectively across cross-functional teams.Strong analytical and problem-solving skills, with the ability to diagnose complex technical issues and deliver effective solutions.Demonstrated ability to prioritize tasks, manage multiple projects, and consistently meet deadlines.ACADEMIC CREDENTIALS:Prefers MS in Electrical or Computer EngineeringThis role is not eligible for visa sponsorship.#LI-AG1#LI-HYBRIDBenefits offered are described: AMD benefits at a glance.AMD does not accept unsolicited resumes from headhunters, recruitment agencies, or fee-based recruitment services. AMD and its subsidiaries are equal opportunity, inclusive employers and will consider all applicants without regard to age, ancestry, color, marital status, medical condition, mental or physical disability, national origin, race, religion, political and/or third-party affiliation, sex, pregnancy, sexual orientation, gender identity, military or veteran status, or any other characteristic protected by law. We encourage applications from all qualified candidates and will accommodate applicants’ needs under the respective laws throughout all stages of the recruitment and selection process.AMD may use Artificial Intelligence to help screen, assess or select applicants for this position. AMD’s “Responsible AI Policy” is available here.This posting is for an existing vacancy.

Vacancy posted 4 days ago
Similar jobs that could be interesting for youBased on the Memory Subsystem Architect and Design Engineer in Santa Clara, CA vacancy
  •  ...Experience: 5-12+ Years Responsibilities Verify the HBM-based Memory Controller subsystem using SystemVerilog/UVM. Develop verification plans, UVM...  ..., and performance. Execute regressions, debug RTL/design issues, and drive functional and code coverage closure. Collaborate... 
    Suggested

    ACL Digital

    San Jose, CA
    11 hours ago
  •  ...DescriptionWe are looking for a world-class Memory Subsystem Architect to join our SoC team at Baidu’s...  ...on unified memory space architecture design for Baidu AI accelerator SoC. The...  ...Master or PhD in Electrical or Computer Engineering.Excellent communication skills in both... 
    Suggested
    Work at office

    Baidu

    Sunnyvale, CA
    2 days ago
  • $134.39k - $201.3k

     ...maintain standard, production-ready IP subsystems — spanning PCIe/CXL, Ethernet, DDR/Memory, Security/Boot, Low-Speed IO, and...  ....As part of the COE, you will design, verify, and deliver IP subsystem...  ...or master’s degree in electrical engineering, Computer Engineering, or related... 
    Suggested
    Permanent employment
    Internship
    Work from home
    Shift work

    Marvell

    Santa Clara, CA
    11 hours ago
  • $184k - $287.5k

     ...world-class computer architect to contribute to the development...  ...and analyzing memory systems architecture...  ...on-chip interconnect subsystems.Develop, implement, and...  ...with multi-disciplinary engineering teams to translate...  ...systems, or network on-chip design.Experience in large-... 
    Suggested
    Full time

    Nvidia

    Santa Clara, CA
    4 days ago
  • $200k - $300k

    Job Title: Principal ASIC Architect - Memory Systems & AI InterconnectsJob...  ...ASIC Architecture, Memory Subsystems, CXL / NVLink / PCIe / UCIe...  ...architecture and system-level design of memory subsystems and AI...  ...lead other architects and engineers, setting best practices,... 
    Suggested

    CyberCoders

    Santa Clara, CA
    3 days ago
  • $320k

     ...products. As a Senior SoC Product Architect, Memory Ecosystem, you will drive...  ..., memory controller designers, and board/system teams to co‑optimize SoC + memory subsystem architecture, including channel...  ...need to see:MS in Electrical Engineering, Computer Engineering, Physics... 
    Full time

    Nvidia

    Santa Clara, CA
    2 days ago
  • $191.53k - $286.9k

     ...is at the forefront of designing and delivering Marvell...  ...hyperscalers, system architects, and Marvell’s internal...  ...As a Senior Principal Memory Architect, you will...  ...and delivering memory subsystem solutions that power cutting...  ...degree in Electrical Engineering, Computer Engineering,... 
    Permanent employment
    Internship
    Work at office
    Remote work
    Work from home

    Marvell

    Santa Clara, CA
    4 days ago
  • $134.39k - $201.3k

     ...encompass high performance design, advanced die-to-die...  ...this role, you will architect and develop a...  ...including block/unit, subsystem, and SOC levels.- Working...  ...Expertise in PCIe and Memory Subsystems is highly desirableWhat...  ...Science, Electrical Engineering, or Computer... 
    Permanent employment
    Internship
    Work from home

    Marvell

    Santa Clara, CA
    11 hours ago
  • Job Description:Design cost effective controller with high performance...  ...integration for MIPS CPU subsystem. - Explore latest...  ...Master Degree in Electrical Engineering, Computer Science or Computer...  ...least 5 years of CPU related Architect/RTL/Verification/Implementation... 
    Work experience placement

    Baidu

    Sunnyvale, CA
    11 hours ago
  • $108k - $184k

     ...looking for curious, collaborative, and motivated hardware engineers to take our GPU memory subsystem from first silicon power-on to production.What you'll...  ...enablement on NVIDIA products.Reviewing silicon design specifications, component datasheets, board schematics,... 
    Full time

    Nvidia

    Santa Clara, CA
    1 day ago
  • $122.44k - $232.19k

     ...better brings. We work every single day to design and manufacture silicon products that...  ...pathfinding and development of advanced memory technology. These circuits enable best-in...  ...:Master degree in Electrical Engineering, Computer Engineering, Electrical and Computer... 
    Full time
    Internship
    Local area
    Immediate start
    Shift work

    Intel

    Santa Clara, CA
    11 hours ago
  • $200k - $250k

    Job Title: Performance Modeling Architect - AI Memory SystemsJob Location: Santa Clara, CA, or Boston...  ...and workload teams to explore design tradeoffs, validate performance assumptions...  ...development cycle. This role is well-suited for engineers who enjoy reasoning from first... 
    Night shift

    CyberCoders

    Santa Clara, CA
    3 days ago
  • $272k - $431.25k

     ...seeking a world-class computer architect to contribute to the...  ...understanding and analyzing memory systems architecture to improve...  ...architecture, memory systems design with a focus on energy efficiency...  ...system.Bachelors in Electrical Engineering, Computer Science, or related... 
    Full time

    Nvidia

    Santa Clara, CA
    4 days ago
  • $320k

    Distinguished Engineer, GPU Memory and Interconnect Simulation Architecture We are looking for a Distinguished Engineer to help define the future...  ...memory systems, cache hierarchy, and on-chip interconnect design.Strong performance modeling expertise, including experience... 
    Full time
    Night shift

    Nvidia

    Santa Clara, CA
    1 day ago
  • $272k - $431.25k

     ...and system architectures, focusing on the memory system and energy efficiency. Develop...  ...in CPU/GPU architecture, memory systems design with a focus on energy efficiency in the system. ~ Bachelor's in Electrical Engineering, Computer Science, or related field (or equivalent... 

    NVIDIA Gruppe

    Santa Clara, CA
    3 days ago
  • $143.1k - $185.9k

     ...are seeking a driven and experienced technical authority in memory and storage components application to join our technical team. You will work directly with Cisco design, manufacturing, and quality engineering teams, as well as component vendors.This is a hybrid... 
    Full time
    Temporary work
    Local area
    Flexible hours

    CISCO Systems

    San Jose, CA
    1 day ago
  • $182k - $319k

     ...of hardware that we designed, developed, manufactured...  ...X86 server providers engineering solutions for this...  ...will be responsible for architecting, implementing, and...  ...NPUs, FPGAs, High speed memory (DDR4/DDR5) and high-...  ...power architecture, subsystem and rack level, power... 
    Local area

    Celestica

    San Jose, CA
    11 hours ago
  • Responsibilities: • Architect, design and implement new features, performance improvements,...  ...execution units; load-store unit; cache and memory subsystems. • Knowledge of RISC-V architecture...  ...well with others and a belief that engineering is a team sport. • Knowledge of at... 

    Baidu

    Sunnyvale, CA
    11 hours ago
  • $150k - $250k

    Job Title: Senior ASIC Design EngineerJob Location: Santa Clara, CA or Boston, MACompensation...  .../ High-Speed I/O, AI Accelerator, Memory Subsystem DesignPosition OverviewWe are seeking a highly skilled Senior ASIC Design Engineer to lead the design and development of advanced... 

    CyberCoders

    Santa Clara, CA
    2 days ago
  • $164.47k - $311.89k

     ...Job Description: About the RoleIntel is seeking a Senior Design Verification Engineer for the Silicon Chassis team. In this role, you will own...  ...depth in DV methodologies, protocol verification, and memory subsystem behavior, with enough breadth in RTL, physical design, and... 
    Full time
    Internship
    Local area
    Immediate start
    Shift work

    Intel

    Santa Clara, CA
    4 days ago
  • $135.9k - $201.13k

     ...a Senior Staff Digital ASIC Design Engineer at Marvell, you will join the...  ...hyperscalers. Our group architects and implements advanced digital...  ...specifications for complex subsystems, high‑speed datapaths, DSP pipelines...  ...packet processing engines, memory subsystems, and large‑scale... 
    Permanent employment
    Full time
    Internship
    Work from home

    Marvell

    Santa Clara, CA
    2 days ago
  •  ...your career. THE ROLE: As a Senior CPU Design Verification Engineer, you will join a CPU testbench...  ...and debug teams to validate complex subsystems, working closely with globally distributed...  ...microarchitectureBackground in design verification (CPU, memory, networking, or similar domains)... 

    AMD

    Santa Clara, CA
    1 day ago
  • $151k - $251.8k

     ...and ResponsibilitiesAs a Design Verification Engineer, you will contribute to the...  ...designs.You play a role in architecting, developing, and...  ...combined experience with LPDDR memory controllers is a plusProficiency...  ...cutting-edge memory subsystem capabilities across diverse... 
    Hourly pay
    Full time
    Relocation

    Samsung Semiconductor

    San Jose, CA
    4 days ago
  • $225k - $338k

     ...Category Engineering Hire Type Employee Job ID 16072 Base...  .... We lead in chip design, verification, and IP integration...  ...a highly experienced architect with a strong background in memory PHYs and power modeling...  ...power models for memory subsystems. Taking... 
    Remote work

    Synopsys Inc

    Sunnyvale, CA
    more than 2 months ago
  • $141.91k - $200.34k

     ...:Job Description: Intel is seeking a Design Verification Engineer for the Silicon Chassis team. In this...  ...interconnect and chassis IP/features at IP and subsystem level- Build reusable verification...  ...Understanding of cache coherency and memory consistency models- Experience with... 
    Full time
    Local area
    Immediate start
    Shift work

    Intel

    Santa Clara, CA
    4 days ago
  • $176k - $298k

     ...world leader in innovating memory and storage solutions that accelerate...  ...than ever.As a Principal Design Engineer in the NVE Design...  ...technical problems. Collaborate on architecting NAND Xpath, Ypath,...  ...internal sources. 6. Block/subsystem/full-chip verification (analog... 
    Full time
    Local area
    Immediate start

    Micron

    San Jose, CA
    1 day ago
  • $145k - $246k

     ...Technology is a world leader in innovating memory and storage solutions that accelerate...  ...advance faster than ever.As a Staff Design Engineer at Micron, you will play a pivotal role...  ...netlist (gate level) verification at block, subsystem, and full chip levelFacilitate netlist... 
    Full time
    Local area
    Immediate start

    Micron

    San Jose, CA
    2 days ago
  • $154.68k - $231.7k

     ...from architecture and design all the way through layout...  ...ramp up.The SubSystem Physical Implementation...  ...Relocation will provided.​Architect and lead the development...  ...Senior and Junior engineers to deliver reference floorplan...  ..., processor cores, memory, PCIE/CXL highly... 
    Permanent employment
    Full time
    Internship
    Work from home
    Relocation

    Marvell

    Santa Clara, CA
    1 day ago
  •  ...seeking an experienced GPU Architect/Designer with strong expertise in shader...  ..., thread scheduling , memory hierarchy , and parallel execution...  ...Define GPU memory subsystem interactions including: Register...  ...'s degree in: Electrical Engineering Computer Science 10+ years... 
    Local area

    Oxmiq Labs

    Campbell, CA
    4 days ago
  • $200k - $250k

    Job Title: Principal Design Verification Engineer - PCIe / High-Speed SoCLocation...  ...plans for PCIe IP, SerDes subsystems, and high-speed SoC integrations...  ...to meet coverage targets.Architect and implement bring-up and...  ...DMA, interrupts, and memory subsystems.QualificationsBachelor... 

    CyberCoders

    Santa Clara, CA
    3 days ago

Do you want to receive more vacancies?

Subscribe and receive similar vacancies to Memory Subsystem Architect and Design Engineer. Be the first to apply!