Sr. Staff/Principal PCIE Subsystem Architect
$164k - $264.5kQualcomm
Company:
Qualcomm Technologies, Inc.
Job Area:
Engineering Group, Engineering Group > ASICS Engineering
General Summary:
Qualcomm is looking for an experienced PCIe Subsystem Architect to help define and deliver high-performance I/O architectures for next-generation AI products in the datacenter.
The ideal candidate is a high-speed interfaces architect with deep expertise across PCIe, CXL, Universal Chiplet Interconnect Express (UCIe), Non-Volatile Memory Express (NVMe), Ethernet, and related datacenter connectivity standards.
The selected candidate will define subsystem architecture and drive requirements from the accelerator card and server level through full-rack scale-up and scale-out deployments.
Minimum Qualifications:
- Bachelor's degree in Science, Engineering, or related field and 6+ years of ASIC design, verification, validation, integration, or related work experience.
- Master's degree in Science, Engineering, or related field and 5+ years of ASIC design, verification, validation, integration, or related work experience.
- PhD in Science, Engineering, or related field and 4+ years of ASIC design, verification, validation, integration, or related work experience.
Responsibilities:
- In-depth knowledge of PCIe, Ethernet, and other high-speed I/O interfaces used in datacenter and accelerator products.
- Strong understanding of PCIe ordering models, producer-consumer ordering, ARM ordering behavior, DMA flows, and high-speed serial interface behavior.
- Strong understanding of PCIe Gen6/Gen7 requirements, including FLIT mode, PAM4 signaling implications, link training, latency, error handling, and system-level tradeoffs.
- Experience with PCIe error containment and recovery mechanisms such as Advanced Error Reporting (AER), Downstream Port Containment (DPC), Configuration Request Retry Status (CRS), Function Level Reset (FLR), and reset separation.
- Experience with I/O virtualization and isolation technologies such as SR-IOV, SIOV, PF/VF isolation, and related software-visible requirements.
- Strong understanding of RAS, telemetry, reliability, and security requirements for server-class SoCs and accelerator subsystems.
- Good knowledge of scale-up and scale-out architectures, including PCIe switch fabrics, NIC connectivity, host-to-accelerator orchestration, and rack-level deployment considerations.
- Ability to work effectively in a high-caliber, international, multi-site engineering team.
Preferred Skills and Experience:
- Good understanding of PCIe integrity, security, and confidential-compute features such as IDE, DOE/SPDM, TDISP, SR-IOV, and SIOV.
- Strong familiarity with PCIe CEM standards, add-in card deployment constraints, retimers, signal-integrity considerations, and system-level validation flows.
- Good understanding of emerging AI interconnect standards and ecosystems such as UCIe, UALink/UAL, and UEC.
- Good understanding of PCIe firmware, BIOS/UEFI, operating-system, driver, and system-software requirements.
- Good understanding of high-speed SerDes and PHY technologies, including PCIe PHY, Ethernet PHY, PAM4 signaling, and power/performance tradeoffs.
- Good knowledge of server SoC architectures with emphasis on security, RAS, virtualization, IOMMU/SMMU, DMA, address translation, and telemetry.
- Ability to engage with customers, product management, systems teams, and cross-functional architecture stakeholders to gather requirements and drive technical alignment.
- Excellent written and verbal communication skills, with the ability to create architecture specifications, requirement documents, and executive-level technical summaries.
Minimum Qualifications:
- Bachelor’s degree in Electrical Engineering, Computer Science, Computer Engineering, or a related field and 10+ years of Software Engineering, Electrical Engineering, Systems Engineering, or related work experience.
- OR Master’s degree in Electrical Engineering, Computer Science, Computer Engineering, or a related field and 8+ years of Software Engineering, Electrical Engineering, Systems Engineering, or related work experience.
- OR PhD in Electrical Engineering, Computer Science, Computer Engineering, or a related field and 6+ years of Software Engineering, Electrical Engineering, Systems Engineering, or related work experience.
- 3+ years of experience with high-performance designs involving PCIe, Ethernet, or other high-speed I/O interfaces.
Qualcomm is an equal opportunity employer. If you are an individual with a disability and need an accommodation during the application/hiring process, rest assured that Qualcomm is committed to providing an accessible process. You may e-mail View email address on click.appcast.io or call Qualcomm's toll-free number found here. Upon request, Qualcomm will provide reasonable accommodations to support individuals with disabilities to be able participate in the hiring process. Qualcomm is also committed to making our workplace accessible for individuals with disabilities. (Keep in mind that this email address is used to provide reasonable accommodations for individuals with disabilities. We will not respond here to requests for updates on applications or resume inquiries).
EEO Employer: Qualcomm is an equal opportunity employer; all qualified applicants will receive consideration for employment without regard to race, color, religion, sex, sexual orientation, gender identity, national origin, disability, Veteran status, or any other protected classification.
Qualcomm expects its employees to abide by all applicable policies and procedures, including but not limited to security and other requirements regarding protection of Company confidential information and other confidential and/or proprietary information, to the extent those requirements are permissible under applicable law.
Pay range and Other Compensation & Benefits:
$164,000.00 - $264,500.00 The above pay scale reflects the broad, minimum to maximum, pay scale for this job code for the location for which it has been posted. Even more importantly, please note that salary is only one component of total compensation at Qualcomm. We also offer a competitive annual discretionary bonus program and opportunity for annual RSU grants (employees on sales-incentive plans are not eligible for our annual bonus). In addition, our highly competitive benefits package is designed to support your success at work, at home, and at play.
#J-18808-Ljbffr- Qualcomm Technologies, Inc. seeks an experienced PCIe Subsystem Architect to define and deliver high-performance I/O architectures for next-generation AI products in the datacenter. The ideal candidate will have deep expertise across PCIe, CXL, UCIe, NVMe, Ethernet and...Suggested
$190k - $270k
Sr. Staff/Principal Advanced Packaging ArchitectCategoryAlgorithm & ArchitectureLocationSan Jose, CAExperienceMore than 6 Years Work Expe.... ...most advanced data centers. We are a dynamic group of system architects, packaging technology developers, and SoC design experts...SeniorTemporary work- Job Overview:At Arm, the High-Speed I/O Architect defines and designs innovative on-chip interconnect architectures-coherent and... ...SoCs.Responsibilities:Architect high-speed interconnect subsystems—including PCIe, CXL, and UA Link—and define coherent and non-coherent communication...SuggestedWork at officeLocal areaShift work
$184k - $287.5k
We are looking for a Senior GPU PCIe and Boot architect. NVIDIA is seeking outstanding engineers to design the architecture and infrastructure for boot, PCIe/CXL enumeration, and capability discovery. This position offers the opportunity to have a real impact in a dynamic...SeniorFull time$224k - $356.5k
We are now looking for a Senior I/O Architect for our NVLink chip to chip team!NVIDIA is seeking an experienced technical leader passionate... ...layer, Physical layer)Experience with existing interconnects (PCIE, UCIE, Chip to Chip links) and knowledge of Industry standard...SeniorFull time$250k - $304k
...Position: Sr. Principal Engineer, SoC Architect Location: San Jose, CA Job Id: 585 # of Openings: 0... ...emphasis on high-speed interfaces, subsystem architecture, interoperability, power... ...of high-speed interfaces including PCIe, Ethernet, USB, SerDes, CXL/UCIe and...Senior$217k - $359k
...THE ROLE As a Senior SSD Firmware Architect, you will be the visionary behind the intelligence... ...DirectFlash™ SSD modules, including subsystem design, firmware modularization, and... ...controller SoCs and enable features such as PCIe, NAND interfaces, power-loss protection,...SeniorFor contractorsWork at officeFlexible hours$237.5k - $286k
...Principal PCIe Subsystem RTL lead TylSemi, Inc. San Jose, California, United States About this position About TylSemi, Inc. The Opportunity... ..., reset sequencing, and PnR constraints. ~ Background in SR-IOV, multi-function device configuration, or host software...Remote workShift work$179.76k - $286k
Sr. Staff/Principal Engineer - System SoftwareCategorySoftwareLocationSan Jose, CAExperienceMore than 8 Years Work Expe.Job DescriptionAbout the... ...of common peripheral buses (I2C/SPI/UART/GPIO, USB, PCIe, SDIO and so on)• Proactive and positive attitude to solve challenging...SeniorTemporary work- Job-ID28825328Reference26-01203TypeContract Experience: 5-12+ Years Responsibilities Verify CPU subsystem and standard interfaces using SystemVerilog/UVM. Develop verification plans, UVM testbenches, test cases, assertions (SVA), and functional coverage. Verify CPU...Senior
$179k - $244k
Sr Staff / Principal Application Engineer - System SoftwareCategoryApplication & Customer SupportLocationSan Jose, CAExperienceMore than 6 Years... ...of common peripheral buses (I2C/SPI/UART/GPIO, USB, PCIe, SDIO, etc.)- Systematic problem-solving skills and effective...Senior- ...joining us to collaborate, contribute, and revolutionize AI silicon and system.DescriptionWe are looking for a world-class Memory Subsystem Architect to join our SoC team at Baidu’s Sunnyvale office. The successful candidate will be a motivated self-starter who will thrive...Work at office
$211k - $356k
Compute Subsystem ArchitectCategoryAlgorithm & ArchitectureLocationSan Jose, CAExperienceMore than 8 Years Work Expe.Job DescriptionJob DescriptionMediaTek is seeking a Compute Subsystem Architect to define and build capabilityin this space ahead of product commitment....Temporary work- Samsung Research America in Mountain View is seeking a Staff Engineer, SoC Architecture with expertise in memory subsystem and interconnect. This role involves leading the architectural design of next-generation SOCs, focusing on Fabric, System Cache, and DRAM controllers...Senior
$150k - $250k
DescriptionOverview :Responsible for design, development, and refinement of Multi-Gbps PAM4 SerDes IP. Design and debug experience on RTL level signal synchronization, clock tree and cross domain clock designs is a significant plus.Need to work closely with system and test...Senior- ...If you’re good at what you do, you can work anywhere. If you’re the best at what you do, come work at Innophase IoT! As a Sr. Staff/ Principal Digital Design Engineer, you will be working with a team of design engineers to develop novel SoC products for connectivity...Senior
$200k - $300k
Job Title: Principal ASIC Architect - Memory Systems & AI InterconnectsJob Location: Santa Clara, CA or Boston, MACompensation: $20... ...bonus and equityRequirements: ASIC Architecture, Memory Subsystems, CXL / NVLink / PCIe / UCIe/ UALink / RDMA, ARM CHI, AI AcceleratorsOur...$280k
RTL IC Design Engineer (Senior, Staff or Principal)Compensation:For Senior - up to approx $280k total comp ($120-160k base, 20% bonus + RSUs)... ...Familiarity with AMBA protocols (AXI, AHB, APB).Experience with PCIe switch architectures.Experience with storage, RAID, or high-...Senior$272k - $431.25k
NVIDIA is seeking a Principal SoC Architect to join our architecture team and drive the next generation of... ...Practical knowledge of high-speed interfaces (PCIe, GMSL/Camera interfaces, Time-Sensitive Networking/TSN).Advanced Subsystems: Multimedia/vision accelerator pipelines,...Full time- Apple Inc. is seeking an experienced SoC Audio Architect/Engineer in Cupertino, CA to define the audio subsystem architecture across Apple’s silicon. You will own multi-generational roadmaps, balance performance, power, and area, and work with hardware, software, firmware...
$231.1k - $358.2k
DescriptionJob Title: Sr. Principal SoC ArchitectJob Location: San Jose, CA (This position requires a full-time, on-site presence in our... ...automotive and humanoid Robots market. We are looking for a Chief SoC Architect to help define next generation SoC architecture and software...SeniorFull timeWork at office$194.92k - $229.32k
Company OverviewEmbark on an enriching journey with PROCEPT BioRobotics, where our vision, mission, and values guide everything we do as a company. At PROCEPT, we put the patient first in everything we do and are committed to revolutionizing treatment for benign prostatic...SeniorFull timeTemporary workLocal areaFlexible hours- ...intelligent, reliable, and scalable robotic systems across industries. Role Overview As Principal Robotics SLAM and Positioning Lead, you will be the technical owner and architect for Qualcomm’s core localization and mapping services. You will define, build, and evolve...SeniorLocal areaWork from home
$188k - $301k
...Co-Packaged Optics (CPO) Reliability Sr. Staff/Principal Engineer Category: Chip Design Location: San Jose, CA Experience: More than 8 Years Work Expe. Job Description We are seeking a high-caliber Co-Packaged Optics (CPO) Reliability Engineer to lead the...SeniorContract workTemporary work$188k - $301k
...Optical Reliability Sr Staff/Principal Engineer Category: Chip Design Location: San Jose, CA Experience: More than 8 Years Work Expe. Job Description Reliability Strategy & DfR: Partner closely with PIC (Photonic Integrated Circuit), component, and assembly...SeniorContract workTemporary work$184k - $287.5k
...what's possible in the future of computing!What you'll be doing:Architecting and maintaining custom profiling frameworks that provide a... ...inefficiencies such as warp divergence, sub-optimal occupancy, and PCIe/NVLink bottlenecks.Developing tools to monitor and attribute high...SeniorFull time$184k - $287.5k
...processor architecture.Strong understanding of GPU architecture, the overall execution pipeline, and interactions across major GPU subsystems.Strong computer architecture fundamentals and the ability to reason about disabling, isolating, or reconfiguring resources.Strong...SeniorFull time$152k - $241.5k
We are seeking an experienced Senior Cache Coherency Architect to join our ambitious team at NVIDIA. This opportunity allows you to be... ...to the architecture of cache-coherent interconnect and cache subsystems, including architecture definition, modeling, and implementation...SeniorFull timeNight shift$184k - $287.5k
...build the future of data processing with NVIDIA? As a Senior Architect in Data Processing Systems for Analytics and Data Intelligence... ...evaluating system-level trade-offs: compute, IO provisioning, memory subsystem development, network topology, and storage tiering across...SeniorFull time$190.61k - $361.48k
...Details:Job Description: The Role and ImpactAs a CPU Performance Architect, you will play a pivotal role in shaping the future of Intel's... ..., Rename/Allocation, Reservation Stations/Execution, Memory Subsystem or Prefetchers and its interactions with Uncore).Experience in...SeniorFull timeLocal areaImmediate startShift work
Do you want to receive more vacancies?
Subscribe and receive similar vacancies to Sr. Staff/Principal PCIE Subsystem Architect. Be the first to apply!
- senior living Santa Clara, CA
- senior associate vice president Santa Clara, CA
- senior app developer Santa Clara, CA
- senior manufacturing engineer Santa Clara, CA
- senior ml engineer Santa Clara, CA
- senior executive director Santa Clara, CA
- senior application support engineer Santa Clara, CA
- senior manager data analytics Santa Clara, CA
- senior revenue accountant Santa Clara, CA
- senior devops Santa Clara, CA


