Sign up to access all features of our service.
  • Job search
  • Favorites
  • Create a CV
    New
  • Salaries
  • Subscriptions

Sr. Staff/Principal PCIE Subsystem Architect

$164k - $264.5k

Qualcomm

Company:

Qualcomm Technologies, Inc.

Job Area:

Engineering Group, Engineering Group > ASICS Engineering

General Summary:

Qualcomm is looking for an experienced PCIe Subsystem Architect to help define and deliver high-performance I/O architectures for next-generation AI products in the datacenter.

The ideal candidate is a high-speed interfaces architect with deep expertise across PCIe, CXL, Universal Chiplet Interconnect Express (UCIe), Non-Volatile Memory Express (NVMe), Ethernet, and related datacenter connectivity standards.

The selected candidate will define subsystem architecture and drive requirements from the accelerator card and server level through full-rack scale-up and scale-out deployments.

Minimum Qualifications:

  • Bachelor's degree in Science, Engineering, or related field and 6+ years of ASIC design, verification, validation, integration, or related work experience.
  • Master's degree in Science, Engineering, or related field and 5+ years of ASIC design, verification, validation, integration, or related work experience.
  • PhD in Science, Engineering, or related field and 4+ years of ASIC design, verification, validation, integration, or related work experience.

Responsibilities:

  • In-depth knowledge of PCIe, Ethernet, and other high-speed I/O interfaces used in datacenter and accelerator products.
  • Strong understanding of PCIe ordering models, producer-consumer ordering, ARM ordering behavior, DMA flows, and high-speed serial interface behavior.
  • Strong understanding of PCIe Gen6/Gen7 requirements, including FLIT mode, PAM4 signaling implications, link training, latency, error handling, and system-level tradeoffs.
  • Experience with PCIe error containment and recovery mechanisms such as Advanced Error Reporting (AER), Downstream Port Containment (DPC), Configuration Request Retry Status (CRS), Function Level Reset (FLR), and reset separation.
  • Experience with I/O virtualization and isolation technologies such as SR-IOV, SIOV, PF/VF isolation, and related software-visible requirements.
  • Strong understanding of RAS, telemetry, reliability, and security requirements for server-class SoCs and accelerator subsystems.
  • Good knowledge of scale-up and scale-out architectures, including PCIe switch fabrics, NIC connectivity, host-to-accelerator orchestration, and rack-level deployment considerations.
  • Ability to work effectively in a high-caliber, international, multi-site engineering team.

Preferred Skills and Experience:

  • Good understanding of PCIe integrity, security, and confidential-compute features such as IDE, DOE/SPDM, TDISP, SR-IOV, and SIOV.
  • Strong familiarity with PCIe CEM standards, add-in card deployment constraints, retimers, signal-integrity considerations, and system-level validation flows.
  • Good understanding of emerging AI interconnect standards and ecosystems such as UCIe, UALink/UAL, and UEC.
  • Good understanding of PCIe firmware, BIOS/UEFI, operating-system, driver, and system-software requirements.
  • Good understanding of high-speed SerDes and PHY technologies, including PCIe PHY, Ethernet PHY, PAM4 signaling, and power/performance tradeoffs.
  • Good knowledge of server SoC architectures with emphasis on security, RAS, virtualization, IOMMU/SMMU, DMA, address translation, and telemetry.
  • Ability to engage with customers, product management, systems teams, and cross-functional architecture stakeholders to gather requirements and drive technical alignment.
  • Excellent written and verbal communication skills, with the ability to create architecture specifications, requirement documents, and executive-level technical summaries.

Minimum Qualifications:

  • Bachelor’s degree in Electrical Engineering, Computer Science, Computer Engineering, or a related field and 10+ years of Software Engineering, Electrical Engineering, Systems Engineering, or related work experience.
  • OR Master’s degree in Electrical Engineering, Computer Science, Computer Engineering, or a related field and 8+ years of Software Engineering, Electrical Engineering, Systems Engineering, or related work experience.
  • OR PhD in Electrical Engineering, Computer Science, Computer Engineering, or a related field and 6+ years of Software Engineering, Electrical Engineering, Systems Engineering, or related work experience.
  • 3+ years of experience with high-performance designs involving PCIe, Ethernet, or other high-speed I/O interfaces.

Qualcomm is an equal opportunity employer. If you are an individual with a disability and need an accommodation during the application/hiring process, rest assured that Qualcomm is committed to providing an accessible process. You may e-mail View email address on click.appcast.io or call Qualcomm's toll-free number found here. Upon request, Qualcomm will provide reasonable accommodations to support individuals with disabilities to be able participate in the hiring process. Qualcomm is also committed to making our workplace accessible for individuals with disabilities. (Keep in mind that this email address is used to provide reasonable accommodations for individuals with disabilities. We will not respond here to requests for updates on applications or resume inquiries).

EEO Employer: Qualcomm is an equal opportunity employer; all qualified applicants will receive consideration for employment without regard to race, color, religion, sex, sexual orientation, gender identity, national origin, disability, Veteran status, or any other protected classification.

Qualcomm expects its employees to abide by all applicable policies and procedures, including but not limited to security and other requirements regarding protection of Company confidential information and other confidential and/or proprietary information, to the extent those requirements are permissible under applicable law.

Pay range and Other Compensation & Benefits:

$164,000.00 - $264,500.00 The above pay scale reflects the broad, minimum to maximum, pay scale for this job code for the location for which it has been posted. Even more importantly, please note that salary is only one component of total compensation at Qualcomm. We also offer a competitive annual discretionary bonus program and opportunity for annual RSU grants (employees on sales-incentive plans are not eligible for our annual bonus). In addition, our highly competitive benefits package is designed to support your success at work, at home, and at play.

#J-18808-Ljbffr

Vacancy posted 7 hours ago
Similar jobs that could be interesting for youBased on the Sr. Staff/Principal PCIE Subsystem Architect in Santa Clara, CA vacancy
  •  ...Qualcomm Technologies, Inc. seeks an experienced PCIe Subsystem Architect to define and deliver high-performance I/O architectures for next-generation AI products in the datacenter. The ideal candidate will have deep expertise across PCIe, CXL, UCIe, NVMe, Ethernet... 
    Suggested

    Jobleads-US

    Santa Clara, CA
    5 days ago
  • Job Overview:At Arm, the High-Speed I/O Architect defines and designs innovative on-chip interconnect architectures-coherent and...  ...SoCs.Responsibilities:Architect high-speed interconnect subsystems—including PCIe, CXL, and UA Link—and define coherent and non-coherent communication... 
    Suggested
    Work at office
    Local area
    Shift work

    ARM

    San Jose, CA
    3 days ago
  •  ...seeking a highly experienced Server IO specialist to architect and design end‑to‑end Server IO solutions, including PCIe, CXL, and emerging technologies for datacenter...  ...to optimize high‑performance, low‑power IO subsystems and to document IO architecture requirements.... 
    Senior

    Qualcomm

    Santa Clara, CA
    5 days ago
  • $184k - $287.5k

    We are looking for a Senior GPU PCIe and Boot architect. NVIDIA is seeking outstanding engineers to design the architecture and infrastructure for boot, PCIe/CXL enumeration, and capability discovery. This position offers the opportunity to have a real impact in a dynamic... 
    Senior
    Full time

    Nvidia

    Santa Clara, CA
    3 days ago
  • $224k - $356.5k

    We are now looking for a Senior I/O Architect for our NVLink chip to chip team!NVIDIA is seeking an experienced technical leader passionate...  ...layer, Physical layer)Experience with existing interconnects (PCIE, UCIE, Chip to Chip links) and knowledge of Industry standard... 
    Senior
    Full time

    Nvidia

    Santa Clara, CA
    3 days ago
  • $110k - $175k

     ...About the Team: At SK Hynix Memory Solutions, our team's dedication to advancing enterprise SSD technologies through rigorous PCIe NVMe validation and testing has established us as industry leaders . Our focus on system-level tests, feature validation, and meticulous... 
    Senior

    SK hynix memory solutions America Inc.

    San Jose, CA
    7 days ago
  •  ...Rambus.com, located in San Jose, California, is seeking an exceptional PCIe Controller Architect and Technical Director to join our Silicon IP team. This full-time role will involve leading the architecture of high-performance PCIe controller products aimed at data centers... 
    Senior
    Full time
    Flexible hours

    Jobleads-US

    San Jose, CA
    3 days ago
  • NVIDIA is seeking a GPU PCIe and Boot architect to design the architecture and infrastructure for boot, PCIe/CXL enumeration, and capability discovery...  ...capabilities. The role focuses on understanding GPU subsystem interactions, planning next-gen features, and delivering... 

    NVIDIA

    Santa Clara, CA
    3 days ago
  • $240k - $300k

    Job Title: Sr. ASIC/SoC ArchitectJob Location: San Jose, CA or Irvine, CACompensation...  ...Microarchitecture, Processor Architecture, Memory, Cache Subsystems, NoC, InterconnectsPosition OverviewWe are seeking a highly skilled Sr. ASIC/SoC Architect to lead the design and development of... 
    Senior
    Flexible hours
    Night shift

    CyberCoders

    Santa Clara, CA
    3 days ago
  • $100k

     ...systems, and software. We are seeking a CPU Performance Modeling Architect to help shape the next generation of high-performance RISC-V...  ...modeling and analysis.Understanding of processor subsystems such as instruction scheduling, branch prediction, caches, memory... 
    Senior
    Permanent employment

    Tenstorrent

    Santa Clara, CA
    5 days ago
  • TypeContract Experience: 5-12+ Years Responsibilities Verify CPU subsystem and standard interfaces using SystemVerilog/UVM. Develop verification plans, UVM testbenches, test cases, assertions (SVA), and functional coverage. Verify CPU subsystem functionality, interconnects... 
    Senior

    ACL Digital

    San Jose, CA
    4 days ago
  •  ...joining us to collaborate, contribute, and revolutionize AI silicon and system.DescriptionWe are looking for a world-class Memory Subsystem Architect to join our SoC team at Baidu’s Sunnyvale office. The successful candidate will be a motivated self-starter who will thrive... 
    Work at office

    Baidu

    Sunnyvale, CA
    6 days ago
  •  ...Firmware Engineer to design, maintain, and validate NVMe SSD firmware protocol stacks and management interfaces. You will work on NVMe, PCIe Gen5, SMBus, and I3C functionality, diagnosing issues and partnering with validation teams to ensure interoperable storage-... 
    Senior

    MissionHires

    Milpitas, CA
    3 days ago
  • $150k - $250k

    DescriptionOverview :Responsible for design, development, and refinement of Multi-Gbps PAM4 SerDes IP. Design and debug experience on RTL level signal synchronization, clock tree and cross domain clock designs is a significant plus.Need to work closely with system and test...
    Senior

    Omnivision Technologies

    Santa Clara, CA
    3 days ago
  • $200k - $300k

    Job Title: Principal ASIC Architect - Memory Systems & AI InterconnectsJob Location: Santa Clara, CA or Boston, MACompensation: $20...  ...bonus and equityRequirements: ASIC Architecture, Memory Subsystems, CXL / NVLink / PCIe / UCIe/ UALink / RDMA, ARM CHI, AI AcceleratorsOur... 

    CyberCoders

    Santa Clara, CA
    7 days ago
  • $272k - $431.25k

    NVIDIA is seeking a Principal SoC Architect to join our architecture team and drive the next generation of...  ...Practical knowledge of high-speed interfaces (PCIe, GMSL/Camera interfaces, Time-Sensitive Networking/TSN).Advanced Subsystems: Multimedia/vision accelerator pipelines,... 
    Full time

    Nvidia

    Santa Clara, CA
    3 days ago
  •  ...paced environment focused on advancing cutting-edge network technologies within an AI-driven roadmap. You will lead and architect the memory subsystem of next-generation network hardware.THE PERSON:You possess deep expertise in memory hardware, with hands-on experience... 

    AMD

    Santa Clara, CA
    3 days ago
  •  ...of AI and beyond. THE ROLE: We are seeking a Robotics AI Architect to define and scale next‑generation Physical AI systems, with...  ...across: On‑robot compute (real‑time loops) Edge/accelerator subsystems Cloud (training, simulation, fleet learning) Provide... 
    Senior

    Advanced Micro Devices

    San Jose, CA
    1 day ago
  • $184k - $287.5k

    NVIDIA is seeking a Compute Kernel Performance Architect who can develop, profile, and analyze CUDA workloads with a strong focus on GPU...  ...workloads that exercise the GPU’s compute, memory, and I/O subsystems under demanding operating conditions. You will work closely with... 
    Senior
    Full time

    Nvidia

    Santa Clara, CA
    6 days ago
  • $184k - $287.5k

     ...what's possible in the future of computing!What you'll be doing:Architecting and maintaining custom profiling frameworks that provide a...  ...inefficiencies such as warp divergence, sub-optimal occupancy, and PCIe/NVLink bottlenecks.Developing tools to monitor and attribute high... 
    Senior
    Full time

    Nvidia

    Santa Clara, CA
    3 days ago
  • $184k - $287.5k

    NVIDIA’s GPU Architecture Group is looking for architects to contribute to the design of our proprietary profiler subsystem, the apparatus embedded in every GPU that enables our profiling and monitoring tools to capture data and provide feedback for performance optimization... 
    Senior
    Full time
    Remote work

    Nvidia

    Santa Clara, CA
    4 days ago
  • $184k - $287.5k

     ...lasting impact on the world.We are seeking a world-class computer architect to contribute to the development of future high-performance...  ...for next-generation GPU memory and on-chip interconnect subsystems.Develop, implement, and refine performance models to evaluate... 
    Senior
    Full time

    Nvidia

    Santa Clara, CA
    3 days ago
  • $208k - $327.75k

     ...software-defined architectures.We are looking for a Senior AI Architect to help define the next generation of AI model paradigms for autonomous...  ..., CPU, DLA, memory hierarchy, interconnects, and accelerator subsystems.Analyze compute, memory, bandwidth, and latency... 
    Senior
    Full time
    Worldwide

    Nvidia

    Santa Clara, CA
    6 days ago
  • $152k - $241.5k

    We are seeking an experienced Senior Cache Coherency Architect to join our ambitious team at NVIDIA. This opportunity allows you to be...  ...to the architecture of cache-coherent interconnect and cache subsystems, including architecture definition, modeling, and implementation... 
    Senior
    Full time
    Night shift

    Nvidia

    Santa Clara, CA
    3 days ago
  • $190.61k - $361.48k

     ...Details:Job Description: The Role and ImpactAs a CPU Performance Architect, you will play a pivotal role in shaping the future of Intel's...  ..., Rename/Allocation, Reservation Stations/Execution, Memory Subsystem or Prefetchers and its interactions with Uncore).Experience in... 
    Senior
    Full time
    Local area
    Immediate start
    Shift work

    Intel

    Santa Clara, CA
    5 days ago
  • $100k - $160k

     ...Description:About the RoleWe are seeking a Senior Mainframe DevOps Architect to lead solution design and own end-to-end architecture for...  ...evaluate complex environments (z/OS, security frameworks, and subsystems), proactively identifying architectural risks and integration... 
    Senior
    Full time
    Local area
    Shift work

    Broadcom

    San Jose, CA
    4 days ago
  •  ...Title: Verification Lead / Principal Verification Engineer PCIe Gen5/Gen6 Location: San...  ...of PCIe Gen5/Gen6 subsystem with Transcation Layer, Controller...  ...and Data Link Layer SR-IOV supporting large virtual...  ...and Scoreboards. Architect reusable UVM verification... 

    AIT Global inc.

    San Jose, CA
    2 days ago
  • $165k - $265k

     ...workload profiling using external/internal memory size, bandwidth, gate counts, of compute/memory blocks.• You will work with frontend architects and backend design to compile the performance monitor availability, system requirements, usage etc. Your analysis will be used to... 
    Senior
    3 days per week

    d-Matrix

    Santa Clara, CA
    4 days ago
  •  ...Celestica is seeking a Principal Hardware Systems Architect for Compute Platforms to provide senior technical leadership for the architecture and development...  ...CPUs, GPUs and AI accelerators, memory, storage, PCIe/CXL, scale-up interconnects, and compute-node/tray architecture... 
    Senior

    Jobleads-US

    San Jose, CA
    1 day ago
  •  ...electronics and the world. Job Description As the Senior Principal Platform Architect for UALink Switch Products, you will be the ultimate system...  ...platform fabrics and standards (UALink, NVLink, OAM/UBB, PCIe Gen6/Gen7, CXL, or Ultra Ethernet).  ~ Platform... 
    Senior
    Worldwide

    Renesas Electronics

    San Jose, CA
    3 days ago

Do you want to receive more vacancies?

Subscribe and receive similar vacancies to Sr. Staff/Principal PCIE Subsystem Architect. Be the first to apply!