Sign up to access all features of our service.
  • Job search
  • Favorites
  • Create a CV
    New
  • Salaries
  • Subscriptions

Senior RTL Architect: Memory Subsystem for AI Chips

Kindredventures

Architect, a frontier AI lab for chip design, seeks a Founding Member of the Technical Staff to own the AI-driven memory subsystem RTL design for production silicon. You will shape the microarchitecture, define DDR/HBM controller interfaces, and drive high-bandwidth, low-latency memory paths for ML workloads. Collaborating with DV, SW, and ML teams, you will refine specs, validate timing, and prototype on FPGA platforms while advancing power and area targets for next‑gen accelerators. #J-18808-Ljbffr Kindredventures

Vacancy posted 1 day ago
Similar jobs that could be interesting for youBased on the Senior RTL Architect: Memory Subsystem for AI Chips in Palo Alto, CA vacancy
  • Architect Labs seeks a founding member for RTL design of the memory subsystem powering AI workloads. You will own memory controllers, hierarchy, and near-memory accelerators, collaborating with DV, SW, and ML teams to hit bandwidth, latency, and power goals. Strong SystemVerilog... 
    Senior

    Architect Labs

    Palo Alto, CA
    1 day ago
  • Architect is seeking a Founding Member of the Technical Staff to own AI-driven memory architecture. You will define the block-level micro-architecture for memory...  ...the design. Required 5+ years in RTL design with memory subsystems, deep JEDEC knowledge, and strong SystemVerilog... 
    Suggested

    Kindredventures

    Palo Alto, CA
    3 days ago
  • DensityAI is seeking a seasoned RTL design engineer to own the design of digital blocks for our AI accelerator. You will oversee microarchitecture, SystemVerilog...  .../Tcl for automation and tackling advanced interconnects and memory subsystems. #J-18808-Ljbffr DensityAI
    Senior

    DensityAI

    Mountain View, CA
    4 days ago
  • Architect, a frontier AI lab for chip design, seeks a Founding Member of the Technical Staff to own the AI‑driven RTL design of interconnect fabrics and NoC routers for production silicon. You will define block-level microarchitectures, specify interfaces, and lead collaboration... 
    Suggested
    Night shift

    Kindredventures

    Palo Alto, CA
    1 day ago
  • About Architect Architect is a frontier AI lab for chip design. We build AI models and tools for on...  ...Technical Staff on the RTL Design team at Architect...  ...engines, DSPs, GPUs, on-chip memory SS, on-chip interconnect...  ...DMA controllers, memory subsystems, interconnects, or... 
    Suggested

    Architect

    Palo Alto, CA
    22 hours ago
  • $120k - $275k

     ...tailored for the world’s best AI models. Our hardware will...  ...models. MatX is seeking an Architect to join our team as we create...  ...silicon architecture at the full-chip or subsystem level.MatX is seeking an AI...  ...ISA, connectivity, memories, and control..Derive architectural... 
    Daily paid
    Full time
    Work experience placement
    Work at office
    Local area
    Remote work
    Monday to Friday
    Flexible hours

    MatX

    Mountain View, CA
    2 days ago
  • Ricursive Intelligence is seeking a senior physical design engineer to own the RTL-to-GDSII flow end-to-end, from synthesis to tapeout, in a small, rapidly evolving...  ...for complex blocks at advanced nodes, integrate AI-driven tooling, and build Python/Tcl automation while collaborating... 
    Senior

    Ricursive

    Palo Alto, CA
    12 hours ago
  • Baidu USA in Sunnyvale is seeking a Memory Subsystem Architect to lead architecture design for AI silicon. The ideal candidate has over 10 years of experience in silicon architecture and a strong understanding of distributed AI systems. This role involves collaborating... 
    Senior

    Baidu

    Sunnyvale, CA
    22 hours ago
  • $200k - $300k

    Job Title: Principal ASIC Architect - Memory Systems & AI InterconnectsJob Location: Santa Clara, CA or Boston...  ...: ASIC Architecture, Memory Subsystems, CXL / NVLink / PCIe / UCIe/ UALink /...  ...inform design decisions.Collaborate with RTL, verification, firmware, and physical... 

    CyberCoders

    Santa Clara, CA
    4 days ago
  •  ...that accelerate next-generation computing experiences—from AI and data centers, to PCs, gaming and embedded systems. Grounded...  ...within an AI-driven roadmap. You will lead and architect the memory subsystem of next-generation network hardware.THE PERSON:You possess... 

    AMD

    Santa Clara, CA
    22 hours ago
  • $184k - $287.5k

     ...the unlimited potential of AI to define the next era of computing...  ...a world-class computer architect to contribute to the...  ...understanding and analyzing memory systems architecture to improve...  ...GPU memory and on-chip interconnect subsystems.Develop, implement, and refine... 
    Senior
    Full time

    Nvidia

    Santa Clara, CA
    22 hours ago
  • Do you want to be part of the AI revolution? Do you want to think out of the box,...  ...DescriptionWe are looking for a world-class Memory Subsystem Architect to join our SoC team at Baidu’s...  ...functional issues with high-level models, RTL simulation, and silicon.Qualifications1... 
    Work at office

    Baidu

    Sunnyvale, CA
    3 days ago
  • MatX Inc. designs hardware for AI models and seeks an Architect to deliver performant silicon architecture at full-chip or subsystem level. The role requires understanding of workloads...  ...range and equity across Early, Mid, and Senior levels, plus comprehensive benefits and... 
    Senior
    Remote work

    MatX Inc.

    Mountain View, CA
    3 days ago
  • $152k - $241.5k

     ...development to join our memory system architecture team...  ...with high-level models, RTL simulation, and silicon....  ...understanding of memory subsystems - caches and coherence protocols...  ...architecture, on-chip interconnects, address...  ...existing vacancy. NVIDIA uses AI tools in its recruiting... 
    Senior
    Full time

    Nvidia

    Santa Clara, CA
    22 hours ago
  • $163k - $236k

     ...microarchitecture specifications for silicon subsystems and small to medium-sized...  ....Execute production-grade RTL coding, debug intricate...  ...for comprehensive subsystem and chip-level design verification....  ...team combines the best of Google AI, Software, and Hardware to create... 
    Senior
    Worldwide
    Night shift

    Google

    Mountain View, CA
    1 day ago
  • $142.8k - $274.8k

     ...Artificial Intelligence System on Chip (AISoC) team is instrumental...  ...are looking for a Principal Memory Subsystem Engineer (Design or DV) to join...  ...closely with Architecture, RTL Design, DV, Physical Design (PD...  ...working on Artificial Intelligence (AI) / Machine Learning (ML) SoCs... 
    Ongoing contract
    Permanent employment
    Work at office
    Local area
    Worldwide
    3 days per week

    Microsoft

    Mountain View, CA
    4 days ago
  • $208k - $327.75k

     ...forefront of accelerated computing, AI, and autonomous machines. From...  ....We are looking for a Senior AI Architect to help define the next generation...  ...SoCs, including GPU, CPU, DLA, memory hierarchy, interconnects, and accelerator subsystems.Analyze compute, memory, bandwidth... 
    Senior
    Full time
    Worldwide

    Nvidia

    Santa Clara, CA
    3 days ago
  • $120k - $275k

     ...tailored for the world’s best AI models. Our hardware will...  ...largest models. MatX is seeking an Architect to join our team as we create...  ...architecture at the full-chip or subsystem level.What You'll Do HereDevelop...  ...and communication across memory and network fabricsDistributed... 
    Daily paid
    Full time
    Work experience placement
    Work at office
    Local area
    Remote work
    Monday to Friday
    Flexible hours
    3 days per week

    MatX

    Mountain View, CA
    2 days ago
  •  ...groundbreaking innovations in Flash and advanced memory technologies, our solutions have...  ...moving forward. Job Description An AI Interconnect Architect defines and engineers high-speed...  ...infrastructure which include servers, racks, and chips with a focus on bandwidth, power... 
    Senior

    Sandisk

    Milpitas, CA
    1 day ago
  • $120k - $225k

     ...hiring experienced RTL Design Engineers to...  ...our next-generation AI processors to life....  ...a novel scheduling subsystem, high-performance...  ...limits of performance, memory, and efficiency,...  ...Collaborate with architects and verification engineers...  ...with network-on-chip (NoC) architectures... 
    Senior
    Night shift

    Mythic

    Palo Alto, CA
    27 days ago
  • Lightmatter is transforming AI data center infrastructure with a focus on advanced packaging. As a Packaging Architect, you will own packaging solutions from concept to release, collaborating with chip designers, system architects, and cross-functional teams to balance... 
    Senior

    Lightmatter

    Mountain View, CA
    1 day ago
  • $160k - $275k

     ...seeking silicon micro-architects and design engineers to...  ...products across compute, memory management. High-speed...  ...solution across blocks, subsystems, fullchip designOwn...  ...subsystem or subsets and/or chip-level silicon design...  ...health & parental benefit.AI Resources: Up to $20K/... 
    Daily paid
    Full time
    Work experience placement
    Work at office
    Local area
    Remote work
    Monday to Friday
    Flexible hours
    3 days per week

    MatX

    Mountain View, CA
    2 days ago
  •  ...Flash and advanced memory technologies, our solutions...  ...In this AI/ML ASIC Architecture...  ...As an AI/ML ASIC Architect you will help drive...  ...the team, work with RTL/DV/Simulation/Emulation...  ...focus on I/O subsystems connected over UCIe...  ...subsystems, Network on Chip, Memory controllers... 
    Temporary work
    Remote work
    Flexible hours
    Shift work
    Night shift

    Sandisk

    Milpitas, CA
    5 days ago
  • $163k - $237k

    Engage in developing CPU cache subsystems, focusing on RTL design and microarchitecture for future CPU generations.Collaborate with performance, architecture...  ...front-end design for modern processor components or AI accelerators.Experience with ARM Instruction Set... 
    Senior
    Worldwide

    Google

    Mountain View, CA
    22 hours ago
  • $152k - $241.5k

     ...is seeking a motivated architect to work with a team in...  ...silicon processes. This GPU memory architecture team...  ..., autonomous vehicles, AI, gaming, mobile systems...  ...with high-level models, RTL simulation, silicon & systems...  ...IPs, memory subsystem hierarchy. Practical experience... 
    Senior
    Full time
    Work experience placement

    Nvidia

    Santa Clara, CA
    4 days ago
  •  ...fast-moving, US-Israeli AI startup building next-...  ...looking for a seasoned SoC Architect to lead the design and...  ...of the management subsystem within Majestic’s AI acceleration...  .../LPDDR interfaces and memory management structures....  ...). Collaborate with RTL, verification, firmware... 
    Shift work

    Majestic Labs ai

    Los Altos, CA
    22 hours ago
  • MatX is seeking an experienced SoC Architect to lead the design of our next-generation AI-focused, server-class silicon. This hybrid role requires 3 days/week...  .... You will translate PRDs into architecture, define memory and interconnects, drive PPA trade-offs, and own documentation... 
    Senior
    3 days per week

    MatX

    Mountain View, CA
    1 day ago
  • $224k - $356.5k

    We are now looking for a Senior I/O Architect for our NVLink chip to chip team!NVIDIA is seeking an experienced technical leader passionate about defining...  ...26.This posting is for an existing vacancy. NVIDIA uses AI tools in its recruiting processes.NVIDIA is committed to... 
    Senior
    Full time

    Nvidia

    Santa Clara, CA
    22 hours ago
  • $152k - $241.5k

     ...seeking an experienced Senior Cache Coherency Architect to join our ambitious...  ...and cache subsystems, including architecture...  ...collaborate with CPU, GPU, memory subsystem, and SoC architects...  ...to automotive and AI platforms.What you’ll...  ...high-performance on-chip interconnect... 
    Senior
    Full time
    Night shift

    Nvidia

    Santa Clara, CA
    22 hours ago
  • $190.61k - $361.48k

     ...The Role and ImpactAs a CPU Performance Architect, you will play a pivotal role in...  ...of performance miscorrelation between RTL and\or silicon results against the performance...  ...Allocation, Reservation Stations/Execution, Memory Subsystem or Prefetchers and its interactions... 
    Senior
    Full time
    Local area
    Immediate start
    Shift work

    Intel

    Santa Clara, CA
    2 days ago

Do you want to receive more vacancies?

Subscribe and receive similar vacancies to Senior RTL Architect: Memory Subsystem for AI Chips. Be the first to apply!