Sign up to access all features of our service.
  • Job search
  • Favorites
  • Create a CV
    New
  • Salaries
  • Subscriptions

AI-Driven RTL Architect for On-Chip Interconnect

Kindredventures

Architect, a frontier AI lab for chip design, seeks a Founding Member of the Technical Staff to own the AI‑driven RTL design of interconnect fabrics and NoC routers for production silicon. You will define block-level microarchitectures, specify interfaces, and lead collaboration with DV, SW, and ML teams to optimize latency, bandwidth, and power while enabling FPGA prototyping for early validation. #J-18808-Ljbffr Kindredventures

Vacancy posted 2 days ago
Similar jobs that could be interesting for youBased on the AI-Driven RTL Architect for On-Chip Interconnect in Palo Alto, CA vacancy
  • Architect, a frontier AI lab for chip design, seeks a Founding Member of the Technical Staff to own the AI-driven memory subsystem RTL design for production silicon. You will shape the microarchitecture, define DDR/HBM controller interfaces, and drive high-bandwidth, low... 
    Suggested

    Kindredventures

    Palo Alto, CA
    2 days ago
  • Architect is seeking a Founding Member of the Technical Staff to own AI-driven memory architecture. You will define the block-level micro-architecture for memory controllers...  ...and optimize the design. Required 5+ years in RTL design with memory subsystems, deep JEDEC... 
    Suggested

    Kindredventures

    Palo Alto, CA
    4 days ago
  • About Architect Architect is a frontier AI lab for chip design. We build AI models and tools for on-...  ...the Technical Staff on the RTL Design team at Architect, you'll own the AI-driven microarchitecture and RTL...  ...-chip memory SS, on-chip interconnect SS (NoCs, DMAs, etc.)... 
    Suggested

    Architect

    Palo Alto, CA
    1 day ago
  •  ...Intelligence is seeking a senior physical design engineer to own the RTL-to-GDSII flow end-to-end, from synthesis to tapeout, in a small,...  ..., and signoff for complex blocks at advanced nodes, integrate AI-driven tooling, and build Python/Tcl automation while collaborating... 
    Suggested

    Ricursive

    Palo Alto, CA
    15 hours ago
  • Architect Labs seeks a founding member for RTL design of the memory subsystem powering AI workloads. You will own memory controllers, hierarchy, and near-memory accelerators, collaborating with DV, SW, and ML teams to hit bandwidth, latency, and power goals. Strong SystemVerilog... 
    Suggested

    Architect Labs

    Palo Alto, CA
    2 days ago
  • DensityAI is seeking a seasoned RTL design engineer to own the design of digital blocks for our AI accelerator. You will oversee microarchitecture, SystemVerilog...  ...Python/Tcl for automation and tackling advanced interconnects and memory subsystems. #J-18808-Ljbffr... 

    DensityAI

    Mountain View, CA
    4 days ago
  • $200k - $300k

    Job Title: Principal ASIC Architect - Memory Systems & AI InterconnectsJob Location: Santa Clara, CA or...  ...with a focus on high-bandwidth optical interconnects for XPU memory expansion.Position...  ...inform design decisions.Collaborate with RTL, verification, firmware, and... 

    CyberCoders

    Santa Clara, CA
    57 minutes ago
  • $120k - $275k

     ...designs hardware tailored for the world’s best AI models. Our hardware will make a given...  ...’s largest models. MatX is seeking an Architect to join our team as we create best-in-class...  ...performant silicon architecture at the full-chip or subsystem level.MatX is seeking an AI Accelerator... 
    Daily paid
    Full time
    Work experience placement
    Work at office
    Local area
    Remote work
    Monday to Friday
    Flexible hours

    MatX

    Mountain View, CA
    3 days ago
  •  ...-of-the-art ML models, seeking a Computer Architect in Mountain View, CA. You will define architectures...  ...compute engines, translating ML/AI workloads into hardware specs from concept...  ...You'll collaborate with Research, Software, RTL, and Physical Design teams to drive... 

    Acceler8 Talent

    Mountain View, CA
    2 days ago
  •  ...needs to keep our world moving forward. Job Description An AI Interconnect Architect defines and engineers high-speed networking and...  ...Inference infrastructure which include servers, racks, and chips with a focus on bandwidth, power efficiency, scalability, and... 

    Sandisk

    Milpitas, CA
    2 days ago
  •  ...the Design Verification team. This role involves owning the verification strategy behind AI-generated designs and working at the intersection of hardware verification and AI-driven design automation. The ideal candidate has substantial experience in tapeout processes, solid... 

    Kindredventures

    Palo Alto, CA
    3 days ago
  • Sandisk seeks an AI Interconnect Architect to define high-speed networking for AI inference infrastructure, including servers, racks, and chips. The role emphasizes bandwidth, power efficiency, scalability, and optimized transport protocols with PCIe, CXL, UALink, and... 

    Sandisk

    Milpitas, CA
    2 days ago
  • $100k

     ...industry on cutting-edge AI technology,...  ...workloads. As an AI Performance Architect, you will model, analyze...  ...architecture, software, and RTL to push the limits of efficiency...  ...tradeoffs.Curious, data-driven, and comfortable pushing...  ..., including multi-chip and distributed... 
    Permanent employment
    Remote work

    Tenstorrent

    Santa Clara, CA
    2 days ago
  • $100k

     ...the industry on cutting-edge AI technology, revolutionizing...  ....Tenstorrent is seeking an Interconnect and Compute Architect to help define and build...  ...concepts and how they map onto on-chip and off-chip fabricsYou...  ..., buffering, modeling and RTL design to guide... 
    Permanent employment

    Tenstorrent

    Santa Clara, CA
    57 minutes ago
  •  ...Palo Alto Networks is seeking a Senior Principal Engineer/Architect to serve as the technical authority for global SRE and Platform Engineering...  ...initiatives across the US and India. You will architect AI-driven, self-healing platform capabilities and partner with product... 

    Jobleads-US

    Santa Clara, CA
    5 days ago
  •  ...Description In this AI/ML ASIC Architecture...  ...product.  As an AI/ML ASIC Architect you will help drive new...  ...the team, work with RTL/DV/Simulation/Emulation...  ...subsystems, Network on Chip, Memory controllers,...  ...ARM Processors and AXI Interconnects PREFERRED:    Familiarity... 
    Temporary work
    Remote work
    Flexible hours
    Shift work
    Night shift

    Sandisk

    Milpitas, CA
    6 days ago
  •  ...up abandons legacy chip design assumptions...  ...". As a Computer Architect, you will define the...  ...understand ML/AI workloads deeply and...  ...memory subsystems, and interconnects Derive...  ...Research, Software, RTL, and Physical Design...  ...-paced, execution-driven environment Bonus... 

    Acceler8 Talent

    Mountain View, CA
    4 days ago
  • Celonis is seeking a Senior Value Engineer to drive AI- and data-driven transformation for high-tech and diversified sectors. You will guide customers through end-to-end value journeys using the Celonis Context Model and collaborate with Lead and Principal VEs to align... 

    EngineersOfAI

    Redwood City, CA
    1 day ago
  •  ...experienced Android engineer to shape our flagship app and new product initiatives. You’ll own architecture, mentor teams, and ensure safe AI-generated code is shipped. You’ll work with Kotlin, Jetpack Compose, and cross-platform ideas, aiming to ship high-quality features... 

    NewsBreak

    Mountain View, CA
    4 days ago
  • NVIDIA is seeking a seasoned AI/ML architect to lead the development of AI-driven timing analysis and sign-off workflows in a cutting-edge semiconductor environment. Based in Santa Clara, you will architect solutions, integrate data sources, and deploy autonomous agents... 

    NVIDIA Gruppe

    Santa Clara, CA
    2 days ago
  • $100k - $120k

    A fast-growing company in the events sector is looking for a Growth Engineer to create automated systems for lead generation using modern GTM tools. Ideal candidates will have 2-4 years of experience with tools like Apollo and Clay, and an ambition for building scalable...

    Bizly

    Palo Alto, CA
    1 day ago
  •  ...re a fast-moving, US-Israeli AI startup building next-generation...  ...SoC networking, high-speed interconnects, and protocol acceleration...  ...AI. As a SOC System Network Architect for AI, you will lead the definition...  ...We seek smart, curious, self-driven individuals who enjoy... 
    Shift work

    Socket.dev

    Los Altos, CA
    1 day ago
  •  ...in Mountain View to shape the technical direction of the move to agentic money, embedding production-grade fintech protocols and edge AI. You will set architectural standards across payments, trust, and on‑device intelligence, lead cross-functional teams, and validate... 

    Intuit Inc.

    Mountain View, CA
    4 days ago
  •  ...engineer to shape the technical direction for the platform shift to agentic money. You will drive architecture across payments, edge AI, and trust, balancing bold bets with practical delivery against production-scale constraints. You will translate complex proof points... 
    Shift work

    Intuit

    Mountain View, CA
    4 days ago
  • $272k - $431.25k

     ...Architecture group is solving some of AI’s hardest infrastructure problems....  ...domains including quantum computing interconnects.This Principal Architect role leads the research agenda and architectural...  ...of the most forward‑thinking and driven engineers in the industry, and we... 
    Full time
    Remote work

    Nvidia

    Santa Clara, CA
    3 days ago
  • $184k - $287.5k

     ...for a Senior Hardware Architect for our Tegra System-on-Chips (SoC) focused on...  ...Artificial Intelligence (AI) revolution and help...  ...across CPUs, interconnects, memory systems, IOs...  ...architecture alignment, RTL implementation support...  ..., and coverage-driven validation flows.Experience... 
    Full time

    Nvidia

    Santa Clara, CA
    57 minutes ago
  • $120k - $275k

     ...designs hardware tailored for the world’s best AI models. Our hardware will make a given...  ...’s largest models. MatX is seeking an Architect to join our team as we create best-in-class...  ...performant silicon architecture at the full-chip or subsystem level.What You'll Do HereDevelop... 
    Daily paid
    Full time
    Work experience placement
    Work at office
    Local area
    Remote work
    Monday to Friday
    Flexible hours
    3 days per week

    MatX

    Mountain View, CA
    3 days ago
  • $124k - $195.5k

     ...years. Today, we're tapping into the unlimited potential of AI to define the next era of computing — an era powered by GPUs...  ...inspired to do their best work.We're looking for a curious and driven Junior Interconnect Engineer to join our High-Speed Interconnect team onsite in... 
    Full time
    Internship

    Nvidia

    Santa Clara, CA
    1 day ago
  • $170k - $260k

    Zocdoc seeks a Principal Product Designer to shape the future of healthcare technology. This role involves defining design direction and collaborating with product and engineering teams to ensure cohesive experiences across multiple platforms. Candidates should be adept...

    GoTo Meeting

    Palo Alto, CA
    1 day ago
  • $160k - $275k

     ...workloads for AGI. MatX is seeking silicon micro-architects and design engineers to join our team as...  ...entire subsystem or subsets and/or chip-level silicon design deliverables from...  ...Benepass reproductive health & parental benefit.AI Resources: Up to $20K/month plus a... 
    Daily paid
    Full time
    Work experience placement
    Work at office
    Local area
    Remote work
    Monday to Friday
    Flexible hours
    3 days per week

    MatX

    Mountain View, CA
    3 days ago

Do you want to receive more vacancies?

Subscribe and receive similar vacancies to AI-Driven RTL Architect for On-Chip Interconnect. Be the first to apply!