Sign up to access all features of our service.
  • Job search
  • Favorites
  • Create a CV
    New
  • Salaries
  • Subscriptions

Senior Memory Subsystem RTL Architect for AI Chips

Architect Labs

Architect Labs seeks a founding member for RTL design of the memory subsystem powering AI workloads. You will own memory controllers, hierarchy, and near-memory accelerators, collaborating with DV, SW, and ML teams to hit bandwidth, latency, and power goals. Strong SystemVerilog, DDR/HBM knowledge, and Python tooling are essential, with experience in high-frequency controller logic and tapeouts. #J-18808-Ljbffr Architect Labs

Vacancy posted 2 days ago
Similar jobs that could be interesting for youBased on the Senior Memory Subsystem RTL Architect for AI Chips in Palo Alto, CA vacancy
  • Architect is seeking a Founding Member of the Technical Staff to own AI-driven memory architecture. You will define the block-level micro-architecture for memory...  ...the design. Required 5+ years in RTL design with memory subsystems, deep JEDEC knowledge, and strong SystemVerilog... 
    Suggested

    Kindredventures

    Palo Alto, CA
    4 days ago
  • Architect, a frontier AI lab for chip design, seeks a Founding Member of the RTL Design team to own the AI-driven memory subsystem RTL from specification to production silicon. You will shape controllers, caches, memory-side accelerators, and interfaces. You will collaborate... 
    Suggested

    Architect

    Palo Alto, CA
    4 days ago
  • DensityAI is seeking a seasoned RTL design engineer to own the design of digital blocks for our AI accelerator. You will oversee microarchitecture, SystemVerilog...  .../Tcl for automation and tackling advanced interconnects and memory subsystems. #J-18808-Ljbffr DensityAI
    Senior

    DensityAI

    Mountain View, CA
    5 days ago
  • Architect is seeking a founding member of the Technical Staff to own the AI-driven memory subsystem RTL. You will define block-level micro-architecture for memory controllers, hierarchy, and accelerators to maximize bandwidth and minimize latency for ML workloads. You will... 
    Suggested

    Doist

    Palo Alto, CA
    2 days ago
  • Architect is a frontier AI lab for chip design, building AI-driven ASICs and interconnect fabrics for production silicon. As a founding member of the RTL Design team, you will own AI-driven microarchitecture and RTL for NoC routers, crossbars, and high-speed I/O data movement... 
    Senior
    Night shift

    Architect

    Palo Alto, CA
    4 days ago
  • Baidu USA in Sunnyvale is seeking a Memory Subsystem Architect to lead architecture design for AI silicon. The ideal candidate has over 10 years of experience in silicon architecture and a strong understanding of distributed AI systems. This role involves collaborating... 
    Senior

    Baidu USA

    Sunnyvale, CA
    1 day ago
  • $200k - $300k

    Job Title: Principal ASIC Architect - Memory Systems & AI InterconnectsJob Location: Santa Clara, CA or Boston...  ...: ASIC Architecture, Memory Subsystems, CXL / NVLink / PCIe / UCIe/ UALink /...  ...inform design decisions.Collaborate with RTL, verification, firmware, and physical... 

    CyberCoders

    Santa Clara, CA
    5 days ago
  • $184k - $287.5k

    We are now looking for a Senior Firmware Engineer for our Memory Subsystem Team! Widely considered to be one of the technology...  ...and firmware design.Excellent RTL and digital design skillsExperience...  ...an existing vacancy. NVIDIA uses AI tools in its recruiting processes.NVIDIA... 
    Senior
    Full time

    Nvidia

    Santa Clara, CA
    17 hours ago
  •  ...that accelerate next-generation computing experiences—from AI and data centers, to PCs, gaming and embedded systems. Grounded...  ...within an AI-driven roadmap. You will lead and architect the memory subsystem of next-generation network hardware.THE PERSON:You possess... 

    AMD

    Santa Clara, CA
    1 day ago
  • $191.53k - $286.9k

     ...enterprise, cloud and AI, and carrier...  ...hyperscalers, system architects, and Marvell’s internal...  ...technology teams.As a Senior Principal Memory Architect, you will play...  ...and delivering memory subsystem solutions that power...  ...close collaboration with RTL, physical design, and... 
    Senior
    Permanent employment
    Internship
    Work at office
    Remote work
    Work from home

    Marvell

    Santa Clara, CA
    1 day ago
  • $184k - $287.5k

     ...the unlimited potential of AI to define the next era of computing...  ...a world-class computer architect to contribute to the...  ...understanding and analyzing memory systems architecture to improve...  ...GPU memory and on-chip interconnect subsystems.Develop, implement, and refine... 
    Senior
    Full time

    Nvidia

    Santa Clara, CA
    1 day ago
  • $163k - $237k

     ...microarchitecture and RTL execution to deliver high...  ...with system architects and software/firmaware...  ...to shape the future of AI/ML hardware acceleration...  ...a member of the inter-chip interconnect team, you...  ...high-speed interconnect subsystems. You will have dynamic,... 
    Senior
    Worldwide

    Google

    Sunnyvale, CA
    4 days ago
  • Do you want to be part of the AI revolution? Do you want to think out of the box,...  ...DescriptionWe are looking for a world-class Memory Subsystem Architect to join our SoC team at Baidu’s...  ...functional issues with high-level models, RTL simulation, and silicon.Qualifications1... 
    Work at office

    Baidu

    Sunnyvale, CA
    4 days ago
  • $152k - $241.5k

     ...development to join our memory system architecture team...  ...with high-level models, RTL simulation, and silicon....  ...understanding of memory subsystems - caches and coherence protocols...  ...architecture, on-chip interconnects, address...  ...existing vacancy. NVIDIA uses AI tools in its recruiting... 
    Senior
    Full time

    Nvidia

    Santa Clara, CA
    5 days ago
  • $184k - $287.5k

    NVIDIA's SoC Memory Subsystem team is looking for a strong, senior DRAM firmware engineer to own memory firmware from architecture through production silicon. You...  ...This posting is for an existing vacancy. NVIDIA uses AI tools in its recruiting processes.NVIDIA is committed... 
    Senior
    Full time

    Nvidia

    Santa Clara, CA
    3 days ago
  • $163k - $236k

     ...microarchitecture specifications for silicon subsystems and small to medium-sized...  ....Execute production-grade RTL coding, debug intricate...  ...for comprehensive subsystem and chip-level design verification....  ...team combines the best of Google AI, Software, and Hardware to create... 
    Senior
    Worldwide
    Night shift

    Google

    Mountain View, CA
    1 day ago
  • $208k - $327.75k

     ...forefront of accelerated computing, AI, and autonomous machines. From...  ....We are looking for a Senior AI Architect to help define the next generation...  ...SoCs, including GPU, CPU, DLA, memory hierarchy, interconnects, and accelerator subsystems.Analyze compute, memory, bandwidth... 
    Senior
    Full time
    Worldwide

    Nvidia

    Santa Clara, CA
    4 days ago
  • $134.39k - $201.3k

     ...Across enterprise, cloud and AI, and carrier...  ...standard, production-ready IP subsystems — spanning PCIe/CXL, Ethernet, DDR/Memory, Security/Boot, Low-Speed...  ...Marvell's most advanced custom chips for hyperscale cloud, AI,...  ...of architecture, RTL design, verification, firmware... 
    Senior
    Permanent employment
    Internship
    Work from home
    Shift work

    Marvell

    Santa Clara, CA
    2 days ago
  • Google seeks a Mempath Architect to shape the DRAM memory sub-system and controller architecture for consumer SoCs. You will own the end-to-end architectural direction across memory subsystems, driving performance, power, and area trade-offs with a cross-functional team... 

    Socket.dev

    Mountain View, CA
    3 days ago
  • ArchitectArchitect, a frontier AI lab, seeks a founding member for RTL design of on-chip interconnect fabrics. You will drive the AI-driven microarchitecture...  ...silicon. Lead block-level specs, collaborate with architects and DV/SW teams, and enable FPGA prototyping for rapid... 
    Night shift

    Doist

    Palo Alto, CA
    4 days ago
  • $120k - $275k

     ...tailored for the world’s best AI models. Our hardware will...  ...models. MatX is seeking an Architect to join our team as we create...  ...silicon architecture at the full-chip or subsystem level.MatX is seeking an AI...  ...ISA, connectivity, memories, and control..Derive architectural... 
    Full time
    Work experience placement
    Work at office
    Local area
    Remote work
    Monday to Friday
    Flexible hours

    MatX

    Mountain View, CA
    2 days ago
  • River AI is building a high-performance compute engine for its custom silicon. You will...  ...with compiler engineers, silicon architects, and researchers to push compute efficiency...  ...attention, and activations, overseeing tuning, memory strategies, and validation across... 
    Senior

    Doist

    Palo Alto, CA
    1 day ago
  • $120k - $275k

     ...MatX is seeking silicon micro-architects and design engineers to join our...  ...MatX products across compute, memory management. High-speed...  ...scalable solution across blocks, subsystems, fullchip designOwn entire subsystem or subsets and/or chip-level silicon design deliverables... 
    Full time
    Work experience placement
    Work at office
    Local area
    Remote work
    Monday to Friday
    Flexible hours
    3 days per week

    MatX

    Mountain View, CA
    17 hours ago
  • A tech firm focused on AI is seeking an experienced System-on-Chip (SoC) Architect in Mountain View, CA. You will lead the design of next-generation server-class silicon by translating product requirements into complex SoC architectures. Successful candidates bring industry... 
    Senior
    3 days per week

    MatX

    Mountain View, CA
    2 days ago
  • $163k - $237k

    Engage in developing CPU cache subsystems, focusing on RTL design and microarchitecture for future CPU generations.Collaborate with performance, architecture...  ...front-end design for modern processor components or AI accelerators.Experience with ARM Instruction Set... 
    Senior
    Worldwide

    Google

    Mountain View, CA
    1 day ago
  • $152k - $241.5k

     ...is seeking a motivated architect to work with a team in...  ...silicon processes. This GPU memory architecture team...  ..., autonomous vehicles, AI, gaming, mobile systems...  ...with high-level models, RTL simulation, silicon & systems...  ...IPs, memory subsystem hierarchy. Practical experience... 
    Senior
    Full time
    Work experience placement

    Nvidia

    Santa Clara, CA
    17 hours ago
  •  ...Flash and advanced memory technologies, our solutions...  ...In this AI/ML ASIC Architecture...  .... As an AI/ML ASIC Architect you will help drive...  ...the team, work with RTL/DV/Simulation/Emulation...  ...focus on I/O subsystems connected over UCIe...  ...subsystems, Network on Chip, Memory controllers... 
    Full time
    Temporary work
    Remote work
    Flexible hours
    Shift work
    Night shift

    Sandisk

    Milpitas, CA
    16 days ago
  • $200k

     ...where a fault in the chip can translate directly...  ...Functional Safety Architect for our Physical AI System-on-Chip (SoC),...  ...for the SoC and its subsystems. Define safety mechanisms...  ...for compute, AI/NPU, memory, and interconnect...  ...requirements into the RTL, boot flow, and SDK,... 
    Full time
    Flexible hours

    Velaura AI

    Santa Clara, CA
    9 days ago
  •  ...seeking a PCIe Design Engineer to shape the PCIe subsystem for next-generation TPU accelerators. You will architect and implement SoC-level RTL, drive cross-team collaboration with...  ...ensure high-performance PCIe integration within AI/ML workloads. You will lead RTL lifecycle,... 

    Socket.dev

    Sunnyvale, CA
    1 day ago
  •  ...looking for a seasoned SoC Architect to lead the design and integration of the management subsystem within Majestic’s AI acceleration platform. In this...  ...DDR/LPDDR interfaces and memory management structures....  ...diagnostic tools). Collaborate with RTL, verification, firmware,... 

    Majestic Labs ai

    Los Altos, CA
    1 day ago

Do you want to receive more vacancies?

Subscribe and receive similar vacancies to Senior Memory Subsystem RTL Architect for AI Chips. Be the first to apply!