Sign up to access all features of our service.
  • Job search
  • Favorites
  • Create a CV
    New
  • Salaries
  • Subscriptions

Founding Memory Subsystem RTL Architect for AI Chips

Kindredventures

Architect is seeking a Founding Member of the Technical Staff to own AI-driven memory architecture. You will define the block-level micro-architecture for memory controllers, memory hierarchy, and near-memory accelerators for production silicon. The role collaborates with DV, SW, and ML teams to validate and optimize the design. Required 5+ years in RTL design with memory subsystems, deep JEDEC knowledge, and strong SystemVerilog skills. #J-18808-Ljbffr Kindredventures

Vacancy posted 4 days ago
Similar jobs that could be interesting for youBased on the Founding Memory Subsystem RTL Architect for AI Chips in Palo Alto, CA vacancy
  • Architect Labs seeks a founding member for RTL design of the memory subsystem powering AI workloads. You will own memory controllers, hierarchy, and near-memory accelerators, collaborating with DV, SW, and ML teams to hit bandwidth, latency, and power goals. Strong SystemVerilog... 
    Suggested

    Architect Labs

    Palo Alto, CA
    2 days ago
  • Architect, a frontier AI lab for chip design, seeks a Founding Member of the RTL Design team to own the AI-driven memory subsystem RTL from specification to production silicon. You will shape controllers, caches, memory-side accelerators, and interfaces. You will collaborate... 
    Suggested

    Architect

    Palo Alto, CA
    4 days ago
  • Architect is seeking a founding member of the Technical Staff to own the AI-driven memory subsystem RTL. You will define block-level micro-architecture for memory controllers, hierarchy, and accelerators to maximize bandwidth and minimize latency for ML workloads. You will... 
    Suggested

    Doist

    Palo Alto, CA
    2 days ago
  •  ...that accelerate next-generation computing experiences—from AI and data centers, to PCs, gaming and embedded systems. Grounded...  ...within an AI-driven roadmap. You will lead and architect the memory subsystem of next-generation network hardware.THE PERSON:You possess... 
    Suggested

    AMD

    Santa Clara, CA
    1 day ago
  • DensityAI is seeking a seasoned RTL design engineer to own the design of digital blocks for our AI accelerator. You will oversee microarchitecture, SystemVerilog...  .../Tcl for automation and tackling advanced interconnects and memory subsystems. #J-18808-Ljbffr DensityAI
    Suggested

    DensityAI

    Mountain View, CA
    5 days ago
  • Architect is a frontier AI lab for chip design, building AI-driven ASICs and interconnect fabrics for production silicon. As a founding member of the RTL Design team, you will own AI-driven microarchitecture and RTL for NoC routers, crossbars, and high-speed I/O data movement... 
    Night shift

    Architect

    Palo Alto, CA
    4 days ago
  • ArchitectArchitect, a frontier AI lab, seeks a founding member for RTL design of on-chip interconnect fabrics. You will drive the AI-driven microarchitecture...  ...silicon. Lead block-level specs, collaborate with architects and DV/SW teams, and enable FPGA prototyping for rapid... 
    Night shift

    Doist

    Palo Alto, CA
    4 days ago
  • Do you want to be part of the AI revolution? Do you want to think out of the box,...  ...DescriptionWe are looking for a world-class Memory Subsystem Architect to join our SoC team at Baidu’s...  ...functional issues with high-level models, RTL simulation, and silicon.Qualifications1... 
    Work at office

    Baidu

    Sunnyvale, CA
    4 days ago
  • $200k - $300k

    Job Title: Principal ASIC Architect - Memory Systems & AI InterconnectsJob Location: Santa Clara, CA or Boston...  ...: ASIC Architecture, Memory Subsystems, CXL / NVLink / PCIe / UCIe/ UALink /...  ...inform design decisions.Collaborate with RTL, verification, firmware, and physical... 

    CyberCoders

    Santa Clara, CA
    5 days ago
  • Google seeks a Mempath Architect to shape the DRAM memory sub-system and controller architecture for consumer SoCs. You will own the end-to-end architectural direction across memory subsystems, driving performance, power, and area trade-offs with a cross-functional team... 

    Socket.dev

    Mountain View, CA
    3 days ago
  • $120k - $275k

     ...tailored for the world’s best AI models. Our hardware will...  ...models. MatX is seeking an Architect to join our team as we create...  ...silicon architecture at the full-chip or subsystem level.MatX is seeking an AI...  ...ISA, connectivity, memories, and control..Derive architectural... 
    Full time
    Work experience placement
    Work at office
    Local area
    Remote work
    Monday to Friday
    Flexible hours

    MatX

    Mountain View, CA
    2 days ago
  • $120k - $275k

     ...MatX is seeking silicon micro-architects and design engineers to join our...  ...MatX products across compute, memory management. High-speed...  ...scalable solution across blocks, subsystems, fullchip designOwn entire subsystem or subsets and/or chip-level silicon design deliverables... 
    Full time
    Work experience placement
    Work at office
    Local area
    Remote work
    Monday to Friday
    Flexible hours
    3 days per week

    MatX

    Mountain View, CA
    18 hours ago
  • $200k

     ...where a fault in the chip can translate directly...  ...Functional Safety Architect for our Physical AI System-on-Chip (SoC),...  ...for the SoC and its subsystems. Define safety mechanisms...  ...for compute, AI/NPU, memory, and interconnect...  ...requirements into the RTL, boot flow, and SDK,... 
    Full time
    Flexible hours

    Velaura AI

    Santa Clara, CA
    9 days ago
  •  ...Flash and advanced memory technologies, our solutions...  ...In this AI/ML ASIC Architecture...  .... As an AI/ML ASIC Architect you will help drive...  ...the team, work with RTL/DV/Simulation/Emulation...  ...focus on I/O subsystems connected over UCIe...  ...subsystems, Network on Chip, Memory controllers... 
    Full time
    Temporary work
    Remote work
    Flexible hours
    Shift work
    Night shift

    Sandisk

    Milpitas, CA
    16 days ago
  •  ...seeking a PCIe Design Engineer to shape the PCIe subsystem for next-generation TPU accelerators. You will architect and implement SoC-level RTL, drive cross-team collaboration with...  ...ensure high-performance PCIe integration within AI/ML workloads. You will lead RTL lifecycle,... 

    Socket.dev

    Sunnyvale, CA
    1 day ago
  •  ...looking for a seasoned SoC Architect to lead the design and integration of the management subsystem within Majestic’s AI acceleration platform. In this...  ...DDR/LPDDR interfaces and memory management structures....  ...diagnostic tools). Collaborate with RTL, verification, firmware,... 

    Majestic Labs ai

    Los Altos, CA
    1 day ago
  • Baidu USA in Sunnyvale is seeking a Memory Subsystem Architect to lead architecture design for AI silicon. The ideal candidate has over 10 years of experience in silicon architecture and a strong understanding of distributed AI systems. This role involves collaborating... 

    Baidu USA

    Sunnyvale, CA
    1 day ago
  • Google is seeking a Mempath Architect to shape the DRAM memory sub-system and controller architecture for consumer SoCs. You will own end-to-end architectural responsibilities, influence memory IP design, and collaborate with hardware, validation, and software teams to... 

    Google

    Mountain View, CA
    2 days ago
  • $191.53k - $286.9k

     ...enterprise, cloud and AI, and carrier architectures...  ...hyperscalers, system architects, and Marvell’s internal...  ....As a Senior Principal Memory Architect, you will play...  ...and delivering memory subsystem solutions that power cutting...  ...collaboration with RTL, physical design, and... 
    Permanent employment
    Internship
    Work at office
    Remote work
    Work from home

    Marvell

    Santa Clara, CA
    1 day ago
  • $200k - $250k

    Job Title: Performance Modeling Architect - AI Memory SystemsJob Location: Santa Clara, CA, or Boston, MACompensation: $200K - $250K base DOE plus 25% bonus and meaningful equityRequirements: AI Memory Systems, Performance Modeling, Memory Expansion (NICs, SmartNICs, CXL... 
    Night shift

    CyberCoders

    Santa Clara, CA
    4 days ago
  • $184k - $287.5k

     ...the unlimited potential of AI to define the next era of computing...  ...a world-class computer architect to contribute to the...  ...understanding and analyzing memory systems architecture to improve...  ...GPU memory and on-chip interconnect subsystems.Develop, implement, and refine... 
    Full time

    Nvidia

    Santa Clara, CA
    1 day ago
  • $320k

     ...defines the platforms that power AI, graphics, and accelerated...  .... As a Senior SoC Product Architect, Memory Ecosystem, you will drive NVIDIA...  ...to co‑optimize SoC + memory subsystem architecture, including channel...  ...(e.g., 2.5D/3D, CoWoS, multi‑chip modules) involving high‑... 
    Full time

    Nvidia

    Santa Clara, CA
    4 days ago
  • $170k - $250k

    Inworld AI is seeking a founding Solutions Engineer to become the technical backbone of the revenue team. You will work closely with senior leadership and the GTM team to turn potential customers into satisfied clients, running POCs and building prototypes to facilitate... 
    Full time

    Inworld AI

    Mountain View, CA
    1 day ago
  • $200k - $300k

     ...CPU/GPU/NPU, HPC / Edge AI SoCWe're a well-funded,...  .... As our Lead SoC Architect, you will own the top-level...  ...next-generation system-on-chip products. The role is...  ...interconnect and memory subsystems, and delivering scalable...  ...ecosystems.Experience with RTL, firmware bring-up, silicon... 
    Night shift

    CyberCoders

    Los Altos, CA
    2 days ago
  • $190k - $270k

    Inworld AI in Mountain View, CA is looking for a Founding Growth Lead to drive market expansion and accelerate developer adoption. You will own the entire growth funnel, integrating product, engineering, and marketing while developing strategies across all channels to create... 

    Inworld AI

    Mountain View, CA
    1 day ago
  • $225k - $338k

     ...to learning machines. We lead in chip design, verification, and IP integration...  ...: You are a highly experienced architect with a strong background in memory PHYs and power modeling, ready to...  ...effective power models for memory subsystems. Taking responsibility for... 
    Remote work

    Synopsys Inc

    Sunnyvale, CA
    more than 2 months ago
  •  ...technology and direct customer engagement. As a Wireless Architect, you drive the definition of connectivity subsystem architectures for next-generation products...  ...interacts within an SoC, including CPU/processor, memory, and peripheral interfaces Definition of connectivity... 
    Flexible hours

    P3Hired

    Mountain View, CA
    a month ago
  •  ...Qualcomm Technologies, Inc. seeks an experienced PCIe Subsystem Architect to define and deliver high-performance I/O architectures for next-generation AI products in the datacenter. The ideal candidate will have deep expertise across PCIe, CXL, UCIe, NVMe, Ethernet... 

    Jobleads-US

    Santa Clara, CA
    3 days ago
  • $125k

     ...performance. As Power Management Architect for our Physical AI System-on-Chip (SoC), you will own the power architecture...  ...energy across compute, AI/NPU, memory, and I/O so that our platforms hit...  ...-die power management and control subsystem—PMIC interface, power management... 
    Full time
    Flexible hours

    Velaura AI

    Santa Clara, CA
    9 days ago
  • $251k - $310k

     ...achieve our mission, we architect and create high-...  ...hardware specifications and RTL implementation, using...  ...of IPs and subsystems, including for high-performance cache/memory hierarchies, Network-on-Chip (NoC) interconnects,...  ...Fluency and comfort with AI tools to accelerate and... 
    Full time
    Remote work
    Night shift

    Waymo

    Mountain View, CA
    5 days ago

Do you want to receive more vacancies?

Subscribe and receive similar vacancies to Founding Memory Subsystem RTL Architect for AI Chips. Be the first to apply!