Sign up to access all features of our service.
  • Job search
  • Favorites
  • Create a CV
    New
  • Salaries
  • Subscriptions

Senior Design Verification Engineer

$119.8k - $234.7k

Microsoft Corporation

Job ID: 200044483Posted: 2026-07-24Location: United States, California, Mountain ViewSalary: USD $119,800 - $234,700 per yearEmployment type: Full-TimeWork site: 3 days / week in-officeRole type: Individual ContributorTravel: Less than 25%Profession: Hardware EngineeringDiscipline: Silicon EngineeringCompany: MicrosoftOverviewMicrosoft Silicon, Cloud Hardware, and Infrastructure Engineering (SCHIE) is the team behind Microsoft’s expanding Cloud Infrastructure and responsible for powering Microsoft’s “Intelligent Cloud” mission. SCHIE delivers the core infrastructure and foundational technologies for Microsoft's over 200 online businesses including Bing, MSN, Office 365, Xbox Live, Teams, OneDrive, and the Microsoft Azure platform globally with our server and data center infrastructure, security and compliance, operations, globalization, and manageability solutions. Our focus is on smart growth, high efficiency, and delivering a trusted experience to customers and partners worldwide and we are looking for passionate engineers to help achieve that mission. As Microsoft's cloud business continues to grow the ability to deploy new offerings and hardware infrastructure on time, in high volume with high quality and lowest cost is of paramount importance. To achieve this goal, the AI Silicon Engineering (AISiE) SoC Design Verification team is instrumental in defining and delivering operational measures of success for hardware manufacturing, improving the planning process, quality, delivery, scale and sustainability related to Microsoft cloud hardware. We are looking for engineers with a dedicated passion for customer focused solutions, insight and industry knowledge to envision and implement future technical solutions that will manage and optimize the Cloud infrastructure. We are looking for a Senior Design Verification Engineer to join the team. #SCHIE ResponsibilitiesBuid, validate and automate emulation models with constant improvement in runtime efficiency. Preferred platforms include Zebu and Palladium. Develop complex verification environments and test suites, including pre-silicon functional verification at the block, chip, and system levels, reference modeling, and post-silicon validation. Collaborate with architects and design engineers to define verification plans, including strategy, test environments, and requirements for IP/Subsystem/SoC-level verification. Create and drive comprehensive test plans and develop tests to ensure full feature coverage. Design and implement technical solutions to address complex design and quality challenges. Develop verification components such as scoreboards, sequences, constrained random tests, assertions, and functional coverage models. Triage and debug failures in testbenches, simulations, and emulation environments. Develop Makefiles and automation scripts to enable scalable and efficient verification flows. Apply Agile methodologies, including participation in code reviews, sprint planning, and continuous integration practices. Collaborate effectively with cross-functional teams across multiple sites and geographiesQualificationsRequired Qualifications: Doctorate in Electrical Engineering, Computer Engineering, Computer Science, or related field AND 1+ year(s) technical engineering experience OR Master's Degree in Electrical Engineering, Computer Engineering, Computer Science, or related field AND 4+ years technical engineering experience OR Bachelor's Degree in Electrical Engineering, Computer Engineering, Computer Science, or related field AND 5+ years technical engineering experience OR equivalent experience.Preferred Qualifications: 6+ years of experience in creating emulation and simulation environments, developing tests, and debugging for multiple silicon IP's or systems. 3+ years’ industry experience of chip and/or computer architecture. 3+ years industry experience in Verilog, C/C++, and scripting language such as Python, Ruby or Perl CPU or Graphics core verification experience Experience with hardware emulation or FPGAs. In depth knowledge of verification principles, testbenches, stimulus generation, System Verilog, UVM, and coverage closure. Experience with hardware design for embedded systems. Firmware development, with secure and non-secure boot flow. Design experience or ability to write synthesizable code. Software development experience. Communication skills. Other Requirements: Ability to meet Microsoft, customer and/or government security screening requirements are required for this role. These requirements include but are not limited to the following specialized security screenings: Microsoft Cloud Background Check: This position will be required to pass the Microsoft Cloud Background Check upon hire/transfer and every two years thereafter.This role will require access to information that is controlled for export under export control regulations, potentially under the U.S. International Traffic in Arms Regulations or Export Administration Regulations, the EU Dual Use Regulation, and/or other export control regulations.  As a condition of employment, the successful candidate will be required to provide either proof of their country of citizenship or proof of their US. residency or other protected status (e.g., under 8 U.S.C. 1324b(a)(3)) for assessment of eligibility to access the export-controlled information. To meet this legal requirement, and as a condition of employment, the successful candidate’s citizenship will be verified with a valid passport. Lawful permanent residents, refugees, and asylees may verify status using other documents, where applicable.  Silicon Engineering IC4 - The typical base pay range for this role across the U.S. is USD $119,800 - $234,700 per year. There is a different range applicable to specific work locations, within the San Francisco Bay area and New York City metropolitan area, and the base pay range for this role in those locations is USD $160,200 - $261,000 per year. Certain roles may be eligible for benefits and other compensation. Find additional benefits and pay information here:This position will be open for a minimum of 5 days, with applications accepted on an ongoing basis until the position is filled.Microsoft is an equal opportunity employer. All qualified applicants will receive consideration for employment without regard to age, ancestry, citizenship, color, family or medical care leave, gender identity or expression, genetic information, immigration status, marital status, medical condition, national origin, physical or mental disability, political affiliation, protected veteran or military status, race, ethnicity, religion, sex (including pregnancy), sexual orientation, or any other characteristic protected by applicable local laws, regulations and ordinances. If you need assistance with religious accommodations and/or a reasonable accommodation due to a disability during the application process, read more about requesting accommodations.

Vacancy posted 1 day ago
Similar jobs that could be interesting for youBased on the Senior Design Verification Engineer in Mountain View, CA vacancy
  • $163k - $236k

    Develop verification plans and test plans for digital intellectual properties (IPs) and subsystems...  ...:Bachelor's degree in Electrical Engineering, Computer Engineering, Computer Science...  ...and subsystems.Experience working with design verification (DV) testbenches or... 
    Senior
    Worldwide

    Google

    Mountain View, CA
    1 day ago
  • $163k - $236k

    Work with designers, architects, and other stakeholders to come up with detailed test plans...  ...the development process.Plan the verification of multimedia design blocks at subsystem...  ...interacting with architecture and design engineers to identify important verification scenarios... 
    Senior
    Worldwide

    Google

    Mountain View, CA
    1 day ago
  • $120k - $225k

     ...Job Description Job Description We’re hiring experienced Design Verification Engineers to play a key role in developing and verifying the designs that will bring our next-generation AI processors to life.   About Us: Mythic is building the future of AI computing... 
    Senior

    Mythic

    Palo Alto, CA
    8 days ago
  • $163k - $236k

    Lead comprehensive verification strategies and signoff for complex blocks where the source is...  ...quality from HLS code to generated RTL.Design and maintain advanced environments, including...  ...for verifiability and mentor junior engineers on the nuances of HLS verification.Minimum... 
    Senior
    Worldwide

    Google

    Mountain View, CA
    2 days ago
  • $119.8k - $234.7k

     ...Cloud Hardware, and Infrastructure Engineering (SCHIE) is the team behind Microsoft...  ...organization within SCHIE is responsible for design, development, manufacturing and...  .... We are looking for a Senior Silicon Design Verification Engineer to join the team.#SCHIE #CSMEResponsibilitiesThe... 
    Senior
    Ongoing contract
    Permanent employment
    Work at office
    Local area
    Worldwide
    3 days per week

    Microsoft

    Mountain View, CA
    1 day ago
  • $250k - $300k

     ...ultra high-speed inference.Key ResponsibilitiesWork with architects, designers, post silicon and software engineers to ensure a high-quality design that works first silicon.Develop and implement verification strategies, detailed tests and coverage plans based on micro-... 
    Senior

    Cerebras Systems

    Sunnyvale, CA
    1 day ago
  • $163k - $236k

    Plan the verification of complex digital design blocks by understanding the design specification and interacting with design engineers to identify important verification scenarios.Create and enhance constrained-random verification environments using SystemVerilog and UVM... 
    Senior
    Worldwide

    Google

    Sunnyvale, CA
    3 days ago
  • $163k - $236k

    Plan the verification of complex digital design blocks by understanding the design specification and interacting with design engineers to identify important verification scenarios.Create and enhance constrained-random verification environments using SystemVerilog and UVM... 
    Senior
    Worldwide

    Google

    Sunnyvale, CA
    2 days ago
  •  ...Amazon is seeking an experienced Sr. SOC Emulation Engineer in Sunnyvale to define emulation bring-up environments...  ...system-level emulation. You will work with RTL, verification, and silicon teams to validate designs on emulation platforms and develop C++-based testbenches... 
    Senior

    Amazon

    Sunnyvale, CA
    2 days ago
  • $163k - $236k

    Lead CAD methodology engineers to provide support for chip Design Verification (DV) teams, and manage and mitigate support issues for tool flows.Partner with chip...  ...its integration within AI/ML-driven systems.As a Senior Engineer within Google's silicon team, you will help... 
    Senior
    Worldwide

    Google

    Sunnyvale, CA
    4 days ago
  • $170k - $240k

     ...Mythic in Palo Alto seeks a senior IC designer for NVM memory circuits. You will design and verify IP macros, participate in NVM architecture, and collaborate with back-end teams to qualify silicon. The role requires 5–10+ years in EE with hands-on NVM design, Python... 
    Senior

    Mythic

    Palo Alto, CA
    5 days ago
  •  ...subsystem and standard interfaces using SystemVerilog/UVM. Develop verification plans, UVM testbenches, test cases, assertions (SVA), and...  ...management, and exception handling. Execute regressions, debug RTL/design issues, and drive functional and code coverage closure.... 
    Senior

    ACL Digital

    San Jose, CA
    2 days ago
  • $136k - $218.5k

    We're now looking for a Senior Digital Design Verification Engineer! NVIDIA has continuously reinvented itself over two decades. Our invention of the GPU in 1999 sparked the growth of the PC gaming market, redefined modern computer graphics, and revolutionized parallel... 
    Senior
    Full time

    Nvidia

    Santa Clara, CA
    1 day ago
  • $122.44k - $232.19k

     ...workloads.Position OverviewWe are seeking experienced pre-silicon verification engineers who are passionate about driving innovation at the...  ...hardware implementation. Working closely with architecture, design, and software teams, you will help drive verification strategies... 
    Senior
    Full time
    Local area
    Immediate start
    Shift work

    Intel

    Santa Clara, CA
    2 days ago
  • $129.2k - $209k

     ...problem-solving, stronger relationships, and the kind of precision that drives great outcomes.Job SummaryYour Career As a Design Verification engineer on the ASIC team, you will ensure that the ASICs in our groundbreaking next-generation firewall products meet or exceed... 
    Senior
    Full time
    Casual work
    Work at office

    Palo Alto Networks

    Santa Clara, CA
    3 days ago
  • $136k - $218.5k

    NVIDIA is seeking a hardworking Senior ASIC Design Verification Engineer to help drive sign-off strategies for world's leading GPUs and SoCs. This position offers you an outstanding opportunity to influence performance of the next generation GPU and SoC, allowing you to... 
    Senior
    Full time
    Work experience placement
    Remote work

    Nvidia

    Santa Clara, CA
    17 hours ago
  • $164.47k - $311.89k

    Job Details:Job Description: About the RoleIntel is seeking a Senior Design Verification Engineer for the Silicon Chassis team. In this role, you will own end-to-end verification of critical chassis and interconnect IP blocks from planning through signoff. You will drive... 
    Senior
    Full time
    Internship
    Local area
    Immediate start
    Shift work

    Intel

    Santa Clara, CA
    1 day ago
  • $175k - $280k

     ...the ultimate goal of enabling human life on Mars.SR. ASIC DESIGN VERIFICATION ENGINEER (SILICON ENGINEERING)At SpaceX we’re leveraging our experience...  ...& BENEFITS: Pay range: Design Verification Engineer /Senior: $175,000.00 - $280,000.00/per year Your actual level and... 
    Senior
    Permanent employment
    Temporary work
    Worldwide
    Weekend work

    SpaceX

    Palo Alto, CA
    1 day ago
  • $124k - $208.4k

     ...market segments) consumed by millions of people around the world. Come build with us!Role and ResponsibilitiesAs a Senior GPU Design Verification Engineer - GCDV, you will contribute to the verification of top-level graphic core for Samsung’s next-generation mobile GPU.... 
    Senior
    Hourly pay
    Full time
    Relocation

    Samsung Semiconductor

    San Jose, CA
    2 days ago
  •  ...Job Description At Alpha and Omega Semiconductor (AOS), we design, develop and globally supply a broad range of power semiconductors...  ...below to POWER your career!We are looking for a passionate Senior Design Engineer to be responsible for MOSFET/IGBT design and contribute to... 
    Senior
    Local area

    Alpha & Omega Semiconductor

    Sunnyvale, CA
    16 days ago
  • $159k - $239k

     ...Category Engineering Hire Type Employee Job ID 18604 Base Salary...  ...industry-leading silicon design, IP, simulation and analysis...  ...Doing Define and track verification test plans for DDR PHY and memory...  ...are comfortable being the senior technical voice in a room,... 
    Senior
    Remote work

    Synopsys Inc

    Sunnyvale, CA
    5 days ago
  • $150.4k - $277.6k

     ...CPU Design Verification Engineer Imagine what you could do here! At Apple, new ideas have a way of becoming extraordinary products, services, and customer experiences very quickly. Bring passion and dedication to your job and there's no telling what you could accomplish... 
    Relocation

    Apple

    Santa Clara, CA
    1 day ago
  •  ...Experience with Verilog, System Verilog, and modern verification libraries like UVM 10+ years of ASIC design verification experience Experience / Background...  ...TCL is a plus Collaborate with architects, hardware engineers, and firmware engineers to understand the new... 

    Infobahn Softworld

    Santa Clara, CA
    1 day ago
  • $150.4k - $277.6k

     ...Santa Clara, CA, seeks an experienced CPU Microarchitect/RTL Engineer to drive front-end and out-of-order subsystem architecture and...  ...You will own architecture specifications, RTL refinement, verification, and performance exploration in collaboration with multiple engineering... 
    Relocation package

    Apple

    Santa Clara, CA
    2 days ago
  • $2,000 per month

     ....Collaborate closely with teams across Design, DV, Silicon Validation, Performance, and...  ...WithExperience working with UVM verification environments.Background in design verification...  ...team in Cupertino, and greatly value engineering skills. We do not have boundaries between... 

    ETCHED LLC

    Cupertino, CA
    2 days ago
  •  ...FE Infrastructure Engineer The FE Infrastructure team is seeking a highly skilled, motivated...  ...technical expertise across multiple verification platforms and a proven track record of...  ...Responsibilities Verification Flows: Design, scale, and maintain complex, automated... 

    Saxon Global

    San Jose, CA
    2 days ago
  • $184.7k - $324.8k

     ...Design Verification Engineer Does making the next great technology product excite you? Imagine what you could do here. At Apple, our new ideas have a way of becoming great products, services, and customer experiences very quickly. We bring passion and dedication to... 
    Relocation

    Apple

    Cupertino, CA
    5 days ago
  • $190k - $250k

     ...Ayar Labs in San Jose, CA is seeking a Principal Engineer, Digital Verification and Emulation to spearhead verification efforts for our silicon photonic chips. The ideal candidate has over 12 years of experience in ASIC/SoC verification and expertise with hardware emulation... 

    Ayar Labs

    San Jose, CA
    2 days ago
  •  ...Etched is building hardware for frontier intelligence. We co-design chips, racks, software, and manufacturing to deliver best-in-class...  ...of millions from top-tier investors and staffed by leading engineers, Etched is redefining the infrastructure layer for the fastest... 

    ETCHED LLC

    San Jose, CA
    2 days ago
  •  ...A technology company in Santa Clara is seeking an adaptive Design Verification Engineer to improve ASIC design verification processes. The ideal candidate has over 10 years of experience and expertise in C/C++, Verilog, and modern verification libraries. Responsibilities... 
    Senior
    Contract work

    Infobahn Softworld

    Santa Clara, CA
    1 day ago

Do you want to receive more vacancies?

Subscribe and receive similar vacancies to Senior Design Verification Engineer. Be the first to apply!