Sign up to access all features of our service.
  • Job search
  • Favorites
  • Create a CV
    New
  • Salaries
  • Subscriptions

Senior DFT Design Engineer

$141.91k - $172.86k

Intel

Job Details:Job Description: The world is transforming - and so is Intel. Intel is a company of bold and curious inventors and problem solvers who create some of the most astounding technology advancements and experiences in the world. With a legacy of relentless innovation and a commitment to bring smart, connected devices to every person on Earth, our diverse and brilliant teams are continually searching for tomorrow's technology and revel in the challenge that changing the world for the better brings. We work every single day to design and manufacture silicon products that empower people's digital lives. Come join us and do something wonderful.The Role and ImpactWe are looking for Senior DFT Design Engineers to join our team who are ready to make significant impacts in graphics and visual computing. As a member of the GHI DFT group, you will be responsible for the following activities:You will work on the design, RTL/GLS validation, automation, and/or timing analysis for Scan/ATPG You will also contribute or be involved with trace/pattern generation efforts as well as post-silicon enabling, debug support, and/or analysis of ATPG contentDevelops the logic design, register transfer level (RTL) coding, and simulation for graphics IPs (including graphics, compute, display, and media) required to generate cell libraries, functional units, and the GPU IP block for integration in full chip designs.Participates in the definition of architecture and microarchitecture features of the block being designed.Applies various strategies, tools, and methods to write RTL and optimize logic to qualify the design to meet power, performance, area, and timing goals as well as design integrity for physical implementation.Reviews the verification plan and implementation to ensure design features are verified correctly across verification hierarchies, drives unit level verification, and resolves and implements corrective measures for failing RTL tests to ensure correctness of features.Supports SoC customers to ensure high-quality integration of the GPU block.Business Group The Data Center Group (DCG) develops advanced technologies that power data-intensive workloads across industries. As part of DCG, the GPU Hardware IP (GHI) team designs and validates next-generation graphics engines. The group's mission focuses on innovation in visual computing and delivering high-performance solutions that propel Intel's leadership in graphics. Joining this team means shaping the future of GPU development and contributing to impactful technologies.Qualifications:You must possess the below minimum qualifications to be initially considered for this position. Preferred qualifications are in addition to the minimum requirements and are considered a plus factor in identifying top candidates. Experience listed below would be obtained through a combination of your degree, research and or relevant previous job and or internship experiences.Minimum Qualifications:Bachelors Degree in Electrical Engineering, Computer Engineering, or related STEM degree and 4+ years of industry experience OR Masters in Electrical Engineering, Computer Engineering or related STEM degree and 3+ years of industry experience OR PhD in Electrical Engineering, Computer Engineering or related STEM degree and 1+ years of industry experience.Your experience should be in following- Scan, ATPG or other DFT features.- SoC or IP DFT design, integration or verification.- EDA tools such as Siemens Tessent or other ATPG tools, Synopsis VCS and/or other simulation or debug tools.Preferred Qualifications:Silicon enabling debug or test pattern development experience.Design automation skills and proficiency in programming or scripting languages.Structural design flows, including timing, routing, placement or clocking analysis.High volume manufacturing requirements and test flows.3D, media and display graphics pipelines.SoC architecture.Job Type:Experienced HireShift:Shift 1 (United States of America)Primary Location: US, California, FolsomAdditional Locations:US, Arizona, Phoenix, US, California, Santa Clara, US, Oregon, HillsboroPosting Statement:All qualified applicants will receive consideration for employment without regard to race, color, religion, religious creed, sex, national origin, ancestry, age, physical or mental disability, medical condition, genetic information, military and veteran status, marital status, pregnancy, gender, gender expression, gender identity, sexual orientation, or any other characteristic protected by local law, regulation, or ordinance.Position of TrustN/ABenefitsWe offer a total compensation package that ranks among the best in the industry. It consists of competitive pay, stock bonuses, and benefit programs which include health, retirement, and vacation. Find out more about the benefits of working at Intel. Annual Salary Range for jobs which could be performed in the US: $141,910.00-172,860.00 USDThe range displayed on this job posting reflects the minimum and maximum target compensation for the position across all US locations. Within the range, individual pay is determined by work location and additional factors, including job-related skills, experience, and relevant education or training. Your recruiter can share more about the specific compensation range for your preferred location during the hiring process.Work Model for this RoleThis role will be eligible for our hybrid work model which allows employees to split their time between working on-site at their assigned Intel site and off-site. * Job posting details (such as work model, location or time type) are subject to change.*ADDITIONAL INFORMATION: Intel is committed to Responsible Business Alliance (RBA) compliance and ethical hiring practices. We do not charge any fees during our hiring process. Candidates should never be required to pay recruitment fees, medical examination fees, or any other charges as a condition of employment. If you are asked to pay any fees during our hiring process, please report this immediately to your recruiter.SummaryLocation: US, California, Folsom; US, Oregon, Hillsboro; US, California, Santa Clara; US, Arizona, PhoenixType: Full time

Vacancy posted 1 day ago
Similar jobs that could be interesting for youBased on the Senior DFT Design Engineer in Santa Clara, CA vacancy
  •  ...Intel is seeking a Senior DFT Design Engineer to join the GHI group in the US. You will work on RTL/GLS validation, ATPG, and pattern generation for graphics IP and GPU blocks, ensuring high-quality integration in full chip designs. You will participate in architecture... 
    Senior

    Intel

    Santa Clara, CA
    3 days ago
  • $168k - $264.5k

     ...We are now looking for a Senior ASIC Design Engineer to join our DFT team! Make the choice to join us today. Design-for-Test Engineering at NVIDIA works on groundbreaking innovations involving crafting creative solutions for DFT architecture, verification and post... 
    Senior

    NVIDIA Corporation

    Santa Clara, CA
    50 minutes ago
  • $187k - $270.7k

     ...About the Role The Altera DFT team is looking for a motivated DFT (Design for Testability) Design Engineer to join an industry-leading IC design organization. This is...  ...solutions that will drive future innovation. As a Senior DFT Design Engineer, you will be responsible... 
    Senior
    Local area
    Shift work

    Altera

    San Jose, CA
    50 minutes ago
  • $141.91k - $269.1k

     ...industry‑leading technology, a rich IP portfolio, a world‑class design ecosystem, and an operationally resilient global...  ...wonderful. The Aerospace, Defense, Government (ADG) - The Senior DFT Logic Design Engineer provides technical support to Intel Foundry Services customers... 
    Senior
    Internship
    Local area
    Immediate start
    Shift work

    Intel

    Santa Clara, CA
    3 days ago
  • $168k - $264.5k

     ...We are now looking for a motivated Physical Design Engineer to join our dynamic and growing team. If you want to challenge yourself and be...  ...form methodologies and automate flows. Scan insertion and DFT knowledge is a plus Your base salary will be determined based... 
    Senior

    NVIDIA Corporation

    Santa Clara, CA
    4 days ago
  • $136k - $218.5k

     ...We are now looking for a Senior Logic Design Engineer! As a member of our CPU Logic Design Team, you will be responsible for the design of CPU on...  ...including RTL design, verification, logic synthesis, prototyping, DFT, timing analysis, floor-planning, ECO, bring-up & lab debug... 
    Senior

    NVIDIA Corporation

    Santa Clara, CA
    4 days ago
  • $136k - $212.75k

    Senior SOC Design Engineer page is loaded## Senior SOC Design Engineerlocations: US, CA, Santa Claratime type: Full timeposted on: Posted Yesterdayjob...  ...design, Physical design, CAD, Package Design, Software, DFT, and more. Our ASICs pack hundreds of billions of... 
    Senior

    NVIDIA Corporation

    Santa Clara, CA
    2 days ago
  •  ...inventiveness and intelligence. We are now looking for a motivated Senior ASIC Physical Design Engineer, Netlisting to join our dynamic and growing team. What...  ...capability and problem‑solving skills. Background in DFT timing closure for various modes e.g. scan shift and... 
    Senior
    Shift work

    NVIDIA Corporation

    Santa Clara, CA
    50 minutes ago
  • $136k - $218.5k

     ...As a member of our CPU Cache Coherent Interconnects Design Team, you will be responsible for the physical design of CPU on-chip interconnect...  ...of ASIC design flow including RTL design and verification, DFT, and ECO.Strong communication and interpersonal skills are required... 
    Senior
    Full time

    NVIDIA

    Santa Clara, CA
    3 days ago
  •  ...Senior PCB Design EngineerOur client, Hardware & Consumer Electronics is seeking a Senior PCB Design Engineer to join their team. As a Senior PCB Design Engineer, you will be part of the...  ...Manufacturing (DFM) and Design for Testability (DFT) to improve manufacturability and... 
    Senior
    Flexible hours

    Experis

    San Jose, CA
    9 hours ago
  • $133k - $180k

     ...interconnected world. Our solutions are designed to not only meet the current...  ...awards, such as Best Engineering Team, Best Company for...  ...compliance with DFM, DFA, and DFT requirementsSupport boards through...  ...level: Mid-Senior LevelIndustry: Computer Networking... 
    Senior
    Flexible hours

    Arista Networks, Inc.

    Santa Clara, CA
    3 days ago
  • $136k - $218.5k

     ...clocks group is looking for a top-notch ASIC engineer to join the team. The Team is responsible...  .... The team collaborates with the front design team to understand the clocking...  ...CPU and SOC verification team, timing and DFT teams.Get involved in end-to-end cycle of... 
    Senior
    Full time
    Work experience placement

    Nvidia

    Santa Clara, CA
    3 days ago
  • $168k - $264.5k

     ...make a lasting impact on the world.We are looking for a physical design engineer to be a part of NVIDIA’s physical design (PD) methodology team...  ..., and PD flows through collaboration with RTL, synthesis, DFT, foundry, timing other cross functional teams to push the limits... 
    Senior
    Full time
    Remote work

    Nvidia

    Santa Clara, CA
    4 days ago
  • $168k - $264.5k

    We are now looking for a motivated Senior Circuit Design Engineer to join our dynamic and growing team. If you are looking for a challenging and exciting...  ...of Place and Route, and understanding of Design-for-test (DFT) is a plus.Proficiency in scripting language, such as,... 
    Senior
    Full time

    Nvidia

    Santa Clara, CA
    4 days ago
  • $163k - $236k

    Participate in the physical design of complex blocks.Contribute to the design and closure...  ...qualifications:Bachelor's degree in Electrical Engineering, Computer Engineering, Computer Science,...  ..., PI/SI, DRC/LVS, etc.).Understanding of DFT including Scan, MBIST and LBIST.... 
    Senior
    Worldwide

    Google

    Sunnyvale, CA
    3 days ago
  •  ...a passionate HW architect for FPGA/ASIC efforts in our San Jose hybrid environment. You will drive RTL design and verification for advanced IP blocks, work with DFT implementations, and collaborate across global teams to meet milestones. You should have strong Verilog/... 
    Senior

    Advanced Micro Devices , Inc.

    San Jose, CA
    4 days ago
  •  ...SiMa.ai, Inc. in San Jose, CA seeks a Sr. Principal DFT Engineer to own the DFT architecture for next-generation industrial, robotic, and...  ...to tape-out, partnering with RTL, verification, and physical design teams to ensure silicon correctness. You will mentor the DFT... 
    Senior

    SiMa.ai, Inc.

    San Jose, CA
    4 days ago
  •  ...Enterprise Computing Solutions in San Jose, CA is seeking a Physical Design Engineer II for ASIC partitions. You will drive synthesis, PnR, and STA while collaborating with architects, RTL designers, and DFT engineers to meet strict schedules and design goals. Applicants... 
    Senior

    Arrow Enterprise Computing Solutions

    San Jose, CA
    3 days ago
  •  ...Altera is seeking a highly motivated Senior Physical Design Engineer to join our Physical Design organization. You will implement custom IP and SoC...  ...will collaborate with RTL designers, Design Verification, DFT, Timing, and CAD teams to deliver high‑quality silicon and... 
    Senior

    Altera

    San Jose, CA
    4 days ago
  •  ...compute workloads. As a member of the CPU-specific custom circuit design team, you will enable the design to achieve target PPA...  ...characterization, and collaborate with Foundry/PDK, CAD, Physical Design, and DFT teams to optimize cells and process technology. #J-18808-Ljbffr... 
    Senior

    Nuvacore

    Santa Clara, CA
    4 days ago
  • $237k - $356k

     ...Ampere is a semiconductor design company for a new era, leading the future of computing...  ...: Ampere Computing is seeking a Senior Principal Design Engineer specializing in Static Timing...  ...design, physical design, clocking, power, DFT, CAD, and silicon validation teams.... 
    Senior
    Local area

    Ampere Computing LLC

    Santa Clara, CA
    1 day ago
  • $200k - $290k

     ...with ultra high-speed inference. About The Role As a senior front-end design engineer, you will be a key part of the world-class team designing...  ...PPA goals. ~ Work closely with Design verification and DFT teams for achieving the best functional and test coverage.... 
    Senior
    Remote work

    FDE Times

    Sunnyvale, CA
    50 minutes ago
  • $100k - $170k

    About the role As a Senior Design Engineer, you will be responsible for all aspects of front-end ASIC design, including RTL implementation and...  ...verification of complex logic blocks. You will collaborate with PD, DFT, STA, and integration teams to ensure successful tape-outs... 
    Senior

    Credo

    San Jose, CA
    4 days ago
  •  ...SPACE EXPLORATION TECHNOLOGIES CORP is seeking a senior ASIC DFT Engineer to develop next-generation ASICs for Starlink, enhancing global internet connectivity. You will implement DFT architectures, work with cross-disciplinary teams, and help maximize the capabilities... 
    Senior

    SpaceX

    Sunnyvale, CA
    1 day ago
  • $168k - $264.5k

     ...intelligence. Make the choice to join us today. Design-for-X Engineering at NVIDIA works on groundbreaking...  ...semiconductor chips. What you’ll be doing: As a senior member in our team, you will work on innovating in the DFT Power, Thermal & Voltage Noise Methodology... 
    Senior

    NVIDIA Corporation

    Santa Clara, CA
    50 minutes ago
  • $184.7k - $324.8k

     ...? As part of our Silicon Technologies group, you’ll help design and manufacture our next-generation, high-performance, power...  ...to do all the things they love with their devices.The DFT Design Verification Engineer will be on a team which is responsible for the complete DFT... 
    Relocation

    Apple

    Cupertino, CA
    1 day ago
  • $196k - $310.5k

     ...NVIDIA is seeking an experienced ASIC Floorplan Engineer to design and implement the world's leading SOCs, CPUs, and GPUs. This position offers...  ...), chip floorplan, power/clock/reset distribution, DFT, place and route, timing closure, and packaging ~ Strong written... 
    Senior
    Full time

    Nvidia

    Santa Clara, CA
    3 days ago
  •  ...Jose - 5 days a week Description The team is looking for a Design-for-Test contractor to test and validate the next generation...  ...responsible to work with Front End and Physical Design teams to implement DFT and test designs which will impact the product lines for radio... 
    For contractors

    West Coast Consulting LLC

    San Jose, CA
    4 days ago
  •  ...Lyten is seeking a Sr Battery Engineer in the United States to lead pouch and prismatic cell design from concept to pilot and mass production. You will drive material selection, electrode design, and safety trade-offs while collaborating with cross‑functional teams to... 
    Senior

    Lyten

    San Jose, CA
    4 days ago
  • $168k - $264.5k

     ...the world.NVIDIA is seeking best-in-class ASIC Verification Engineers to verify the design and implementation of the world’s leading inference...  ...UPF power verification is a plusExperience in netlist and DFT verification is a plusPerl/Python and C/C++ programming language... 
    Senior
    Full time

    Nvidia

    Santa Clara, CA
    4 days ago

Do you want to receive more vacancies?

Subscribe and receive similar vacancies to Senior DFT Design Engineer. Be the first to apply!