Sign up to access all features of our service.
  • Job search
  • Favorites
  • Create a CV
    New
  • Salaries
  • Subscriptions

DDR PHY SI/PI Engineer — Channel & PDN Architect

Saicon

Saicon is seeking an experienced signal integrity and power integrity engineer to join the CT Server DDR team in Santa Clara, CA. You will define channel and PDN architectures, model SI/PI at the system level, and drive post-silicon validation with cross-functional teams. You will collaborate with design, package, board and firmware teams to meet SI/PI targets, debug issues across silicon, package and board, and translate requirements into robust PDN and channel implementations. #J-18808-Ljbffr Saicon

Vacancy posted 2 days ago
Similar jobs that could be interesting for youBased on the DDR PHY SI/PI Engineer — Channel & PDN Architect in Santa Clara, CA vacancy
  •  ...Description: As a member of the CT Server DDR team, we are looking for an...  ...signal integrity and power integrity engineer who can be responsible for DDR PHY channel and power delivery network (PDN) architecture, system-level SI/PI, and post-silicon validation. The Person... 
    Suggested

    Saicon

    Santa Clara, CA
    2 days ago
  •  ...seeking an experienced Electrical Engineer to perform a broad range of...  ...simulations. As an SI and PI Engineer; you will work collaboratively...  ...and implement SI and PI (PDN, DC and AC) designs for new semiconductor...  ...and analysis of entire channel: including package, sockets,... 
    Suggested

    Advantest

    San Jose, CA
    1 day ago
  • $150k - $230k

     ...awards, such as Best Engineering Team, Best Company for...  ...closely with hardware architects, ASIC vendors, layout,...  ...Integrity / Power Integrity (SI/PI) Engineer to lead the...  ...simulate high-speed channels up to 448G per lane (e...  ...strategies, PDN impedance analysis, and... 
    Suggested
    Contract work

    Arista Networks

    Santa Clara, CA
    5 days ago
  • Phizenix is seeking a Senior Principal Engineer for Hardware Application Engineering focused...  ...and Power Integrity. You will guide SI/PI across customer platforms, define layout...  ...requires deep expertise in SerDes tuning, PDN design, and cross-functional leadership across... 
    Suggested

    Phizenix

    Santa Clara, CA
    4 days ago
  •  ...goal of enabling human life on Mars.SR. SI/PI ENGINEER - SERDES, SATELLITES (STARLINK)SpaceX...  ...selection and characterization, channel and PDN architecture, and PCB layout oversight...  ...production engineers (among others) to architect new products which will employ novel channels... 
    Suggested
    Permanent employment
    Temporary work
    Worldwide
    Weekend work

    SpaceX

    Palo Alto, CA
    3 days ago
  • $300k

     ...several prestigious awards, such as Best Engineering Team, Best Company for Diversity,...  ...without our Signal Integrity (SI) and Power Integrity (PI) engineers who design, simulate, and...  ...simulation of high-speed interconnects (channels, vias, packages, and connectors) for... 
    Contract work

    Arista Networks

    Santa Clara, CA
    5 days ago
  • $150k - $275k

     ...top-tier investors and staffed by leading engineers, Etched is redefining the infrastructure...  ...our silicon. Key Responsibilities SI/PI analysis of designs and optimization within...  ...design through tape-out. Drive PDN design and decoupling strategy across substrate... 
    Full time
    Work at office
    Relocation package

    Etched

    San Jose, CA
    2 days ago
  • $120k

     ...looking for a SIPI Characterization Engineer to join its hardware team. The...  ..., PVT characterisation, and channel measurements Optimise SerDes...  ...noise, voltage droop, and PDN impedance Develop scalable automated...  ...hardware characterisation or SI/PI engineering Bachelor's degree... 
    Flexible hours

    Platform Recruitment

    Mountain View, CA
    2 days ago
  • $2,000 per month

     ...investors and staffed by leading engineers, Etched is redefining the...  ...Integrity and Power Integrity (SI/PI) Engineer to join our platform...  ...12G/224G Ethernet. Conduct channel analysis and link budget calculations...  ...power delivery network (PDN) design and analysis: target impedance... 
    Work at office
    Relocation package

    Etched

    San Jose, CA
    a month ago
  •  ...seeking a Sr. Signal Integrity/Power Integrity Engineer to ensure industry-leading reliability...  ..., analyze, model and validate complex channels and high-power components across PCB and...  ...design teams and external partners, perform SI/PI simulations with Keysight ADS, Cadence... 

    AMD

    Santa Clara, CA
    4 days ago
  •  ...is seeking a Sr. Signal Integrity/Power Integrity Engineer to design, analyze, and validate high-speed channels and power-aware systems for next-generation devices...  ..., PCB, and packaging teams to meet demanding SI/PI requirements. You will apply SI/PI methods, drive... 

    Advanced Micro Devices

    Santa Clara, CA
    4 days ago
  •  ...Mars. SR. SIGNAL AND POWER INTEGRITY ENGINEER - SI/PI, SATELLITES (STARLINK) the company...  ...material selection and characterization, channel and PDN architecture, and PCB layout...  ...production engineers (among others) to architect new products which will employ novel... 
    Permanent employment
    Worldwide
    Weekend work

    United States Digital Space LLC

    Palo Alto, CA
    4 days ago
  • d-Matrix is seeking a Senior Staff SI/PI Engineer to be the technical authority for electrical integrity of high-performance AI compute platforms. You will own end-to-end SI/PI modeling, simulation, and correlation from silicon die through package to system PCBA, leading... 

    Entrada Ventures

    Santa Clara, CA
    4 days ago
  • SpaceX is seeking a Sr. Signal and Power Integrity Engineer for Starlink satellites. You will own SI and PI across the hardware lifecycle, collaborating with RF...  ..., mechanical, and software teams to optimize channels, PDNs, and board layouts. The role requires strong... 

    SPACE EXPLORATION TECHNOLOGIES CORP

    Palo Alto, CA
    4 days ago
  •  ...Job Title: Hardware Design Engineer IV Duration: 12 Months...  ...As a member of the CT Server DDR team, we are looking for an experienced...  ...can be responsible for DDR PHY channel and power delivery network (PDN) architecture, system-level SI/PI, and post-silicon validation.... 
    Temporary work

    TekWissen LLC

    San Jose, CA
    4 days ago
  • Google Sunnyvale is hiring a Chip Package SI/PI Engineer to advance TPU hardware acceleration. You will verify complex digital designs, focusing on TPU architecture and AI/ML system integration, shaping next‑gen silicon solutions used by millions of users. As part of the... 

    Google

    Sunnyvale, CA
    5 days ago
  • $143.8k - $230k

     ...the Role We are looking for a Senior SI/PI Engineer to join our hardware engineering team....  ...2.5D/3D EM models for high-speed channels, package substrates, connectors, and PCB...  ...links (SerDes) and parallel interfaces (DDR/HBM). PDN Analysis: Assist in AC/DC power... 
    Full time
    Local area

    Broadcom Corporation

    San Jose, CA
    4 days ago
  • $120k - $300k

     ...a Signal Integrity Engineer to join our hardware...  ...role, you'll own SI analysis across high...  ...speed interfaces — DDR, PCIe, USB, MIPI —...  ...MIPI CSI/DSI). PI Analysis: Model and...  ...distribution networks (PDN), including...  ...target impedance. Channel Modeling: Build channel... 
    Full time

    Hark

    San Jose, CA
    4 days ago
  • $220.2k - $330.4k

     ...Technologies, Inc.Job Area:Engineering Group, Engineering...  ...Signal Integrity Architect (individual...  ...signal integrity (SI) solutions tailored...  ...distribution networks (PDN), EMIR, transmission...  ...S-parameters, and channel simulations.Expertise...  ...analysis, and PHY design/link analysis... 
    Work experience placement
    Work from home

    Qualcomm

    Santa Clara, CA
    5 days ago
  •  ...seeking an experienced Hardware Architect to lead the architecture,...  ...success through robust engineering methodologies and design practices...  ...Signal Integrity (SI) Power Integrity (PI) Power delivery networks...  ...USB, I2C, SMBus, UART DDR memory systems High-speed... 
    Temporary work
    Remote work
    Flexible hours
    Shift work

    SanDisk

    Milpitas, CA
    14 hours ago
  •  ...die-to-die Gbps proprietary PHY IP solutions. Establishes and...  ...RESPONSIBLITIES:High Speed IO/DDR/die-to-die (d2d)/SerDes AMS circuit...  ...with System/Platform & SOC architects to translate system level...  ...PhD in Electrical, Computer Engineering or related equivalentLOCATION... 

    AMD

    San Jose, CA
    3 days ago
  • A leading semiconductors company is seeking a Signal Integrity Engineer in Santa Clara, CA. The role involves ensuring product reliability...  ...tools. Responsibilities include simulating high-speed channels, collaborating with cross-functional teams, and providing design... 

    AMD

    Santa Clara, CA
    4 days ago
  • Majestic Labs is seeking a Senior Signal Integrity (SI) and Power Integrity (PI) Engineer to own end-to-end electrical link performance for high-speed interconnects—from architecture and pre-silicon modeling through silicon bring-up and high-volume manufacturing. You will... 

    Socket.dev

    Los Altos, CA
    4 days ago
  • Majestic Labs is seeking a Senior SI/PI Engineer to own end-to-end signal and power integrity for high-speed interconnects, from architecture through production. You will tackle SerDes interfaces (224G class), PCIe, and memory links, driving design closure with cross-functional... 

    Majestic Labs ai

    Los Altos, CA
    4 days ago
  • NVIDIA Gruppe is seeking a Senior Signal Integrity Engineer in Santa Clara, California. This role focuses on designing high-frequency channels for advanced technologies. The ideal candidate will have strong skills in electromagnetics and a proven record of successful design... 

    NVIDIA Gruppe

    Santa Clara, CA
    4 days ago
  • $136.5k - $253.5k

     ...impact on the world of technology. A Design Engineering Architect provides the technical leadership needed...  ...& Responsibilities Contribute to PHY architecture development with deep...  ...understanding of memory interface PHY IPs (e.g., DDR, LPDDR), including electrical, timing,... 
    Full time

    Cadence Design Systems

    San Jose, CA
    3 days ago
  • $196k - $242k

    Waymo is seeking an experienced Electrical Engineer to lead intricate projects in autonomous driving technology. This full-time position emphasizes SI/PI design and simulation capabilities. Ideal candidates will possess a BS degree in Electrical Engineering along with... 
    Full time

    Waymo

    Mountain View, CA
    1 day ago
  • $133.9k - $248.7k

     ...an exceptional Sr. Principal Engineer with signal integrity and package...  ..., you will work within our SI/PI team to work on modeling, analysis...  ...(PI) in the very challenging DDR field with speed up to 12800+...  ...-BRD decoupling requirements, channel simulations and jitter... 
    Full time

    PLDA

    San Jose, CA
    5 days ago
  • $120k - $250k

     ...Characterization (SIPI) Engineer to join our hardware...  ...covering thousands of channels, while collaborating closely...  ...networksCharacterize PDN impedance from board through...  ...characterization, SI/PI engineeringBachelor's degree...  ...and operation — PHY layer fundamentals, equalization... 
    Full time
    Work experience placement
    Local area
    Remote work
    Monday to Friday
    Flexible hours

    MatX

    Mountain View, CA
    4 days ago
  • $116k - $189.75k

     ...Signal & Power Integrity Engineer!NVIDIA has continuously...  ...Constant improvements of SI models using data from...  ...connectors, and designing channels which include them....  ...high speed interface SI/PI design on any industry standard...  ....Familiarity with PDN evaluation using layout... 
    Full time

    Nvidia

    Santa Clara, CA
    4 days ago

Do you want to receive more vacancies?

Subscribe and receive similar vacancies to DDR PHY SI/PI Engineer — Channel & PDN Architect. Be the first to apply!