High Speed IO Analog Mixed Signal Architect/ Design Engineer
Advanced Micro Devices Inc
WHAT YOU DO AT AMD CHANGES EVERYTHING At AMD, our mission is to build great products that accelerate next-generation computing experiences—from AI and data centers, to PCs, gaming and embedded systems. Grounded in a culture of innovation and collaboration, we believe real progress comes from bold ideas, human ingenuity and a shared passion to create something extraordinary. When you join AMD, you’ll discover the real differentiator is our culture. We push the limits of innovation to solve the world’s most important challenges—striving for execution excellence, while being direct, humble, collaborative, and inclusive of diverse perspectives. Join us as we shape the future of AI and beyond. Together, we advance your career. THE ROLE: Be part of AMD’s analog/mixed signal IP design team responsible for the design and development of next generation IOs, high speed memory (LPDDRx, gDDRx, HBMx) and die-to-die Gbps proprietary PHY IP solutions. Establishes and maintains AMD’s technological leadership position in analog circuit architecture and design with a proven track record for problem solving and innovation. THE PERSON: The ideal candidate has experience leading others in technical settings. You also have excellent communication, writing, and presentation skills. KEY RESPONSIBLITIES:High Speed IO/DDR/die-to-die (d2d)/SerDes AMS circuit architecture and designLead Definition, review and sign-off on analog/mixed signal IP top level architecture and component/circuit level specificationsWork and collaborate with System/Platform & SOC architects to translate system level specs to AMS blocks/circuit level specifications.Author AMS blocks circuit and architecture technical specifications, AMS pre-silicon verification, AMS post-silicon characterization/validation test plans. Supervise pre-silicon layout, post-silicon characterization and debug. Support product bring-up and debug, and Sign-off on test-plans and characterization reportsPREFERRED EXPERIENCE:Hand-on design experience in multi-Gbps serial interfaces (PCIE, USB, …), parallel high BW memory interface PHY/IOs (LPDDRx, HBM, gDDR, …) and die-to-die/chip-to-chip links PHY IPsStrong fundamentals and knowledge of mixed signal circuit architecture and design techniques for receiver/transmitter and PLL/DLL/clocking. In-depth knowledge of analog mixed-signal concepts like mismatch mitigation, linearity, stability, low-power and low-noise techniquesSolid experience of designing and architecting analog mixed-signal circuit blocks including DLLs, phase interpolator, low jitter clock distribution, bandgap, biasing circuits, LDO regulators, amplifiers, comparators. Experience in mixed signal design circuit blocks such as digital/analog DLLs, duty cycle corrector, clock and data recovery, clock mixer, …Solid Understanding of high-speed IO signaling topologies and architectures including system-silicon co-design/co-optimizations for best in class PPA. Solid understanding of high speed IO link budget analysis and jitter/SNR metrics and design trades. Experience in low power design techniques for high speed/custom digital circuit (e.g. CMOS/CML high speed design for counters, dividers, …) design and analysis including transistor level timing sign-offSolid understanding of power, area and performance trade-offs in mixed signal IP designDesign Experience in FinFet advanced CMOS process nodes 16nm/7nm/3nm and below coupled with a solid understanding of transistor device performance and fundamentalsProficient in AMS design flows, tools, and methodologies. Familiar with Cadence schematic capture, virtuoso, Spectre and/or HSPICE circuit simulation toolsWork with project-manager, system architects, IC designers and physical designers to guarantee quality/timely deliverables meeting project’s schedule and technical requirementsAnalytical thinking, inventive, and Quality-oriented mindset. Strong and effective technical and management communication at the peer and upward management levels.Track record of successfully taking AMS designs to productionExcellent written and verbal communication skills able to operate without direct supervision but also work cross-functionally, cross-geographies collaborating and being part of a multi-disciplinary team in a dynamic/fast-paced environment.Exhibit strong initiative and ownership of tasks and responsibilities. Seek help proactively as well as share and pass on knowledgeACADEMIC CREDENTIALS: MS or PhD in Electrical, Computer Engineering or related equivalentLOCATION: San Jose, anywhere in CaliforniaThis role is not eligible for visa sponsorship.#LI-TB2#LI-HYBRIDBenefits offered are described: AMD benefits at a glance.AMD does not accept unsolicited resumes from headhunters, recruitment agencies, or fee-based recruitment services. AMD and its subsidiaries are equal opportunity, inclusive employers and will consider all applicants without regard to age, ancestry, color, marital status, medical condition, mental or physical disability, national origin, race, religion, political and/or third-party affiliation, sex, pregnancy, sexual orientation, gender identity, military or veteran status, or any other characteristic protected by law. We encourage applications from all qualified candidates and will accommodate applicants’ needs under the respective laws throughout all stages of the recruitment and selection process.AMD may use Artificial Intelligence to help screen, assess or select applicants for this position. AMD’s “Responsible AI Policy” is available here.This posting is for an existing vacancy.
- AMD in Santa Clara, CA is seeking an adaptive design engineer for the mixed-signal high-speed IO team. You will develop Verilog RTL, create microarchitecture specs, and drive ASIC flows while collaborating with verification and physical design to ensure timing and silicon...Suggested
- ...Jose, CA is seeking an expert in analog/mixed-signal circuit design to join their Serdes Technology Group. The role focuses on high-performance electrical and... ...should have a Ph.D. in Electrical Engineering or relevant experience in high-speed transceiver design, along with...SuggestedVisa sponsorship
- ...Intel Corporation seeks a Principal SerDes Architect to lead analog/mixed-signal IP design in Santa Clara. You will drive architecture, define high-speed IO PHYs, and mentor technical leaders across Intel. Expect collaboration with multiple teams to optimize performance...Suggested
$175k - $350k
High-Speed IO Architect - Digital - PCIe/UCIe/Ethernet Subsystems... ...OpenAI — they're all designing their own ASICs. The... ...expertise. This is hard engineering. We need people who'... ..., digital leads, and analog teams. You will also... ...) readiness Own the signal integrity budget: TX/...SuggestedRemote workShift work- High-Speed IO Architect - PCIe/UCIe/Ethernet Subsystems The Role As the... ...directly with the Head of Engineering, digital leads, and analog teams. You will also... ...CPO) readiness. Own the signal integrity budget: TX/RX... ...partitioning, analog/digital co‑design requirements, and pad...Suggested
$136k - $218.5k
...choice to join us today.The mixed-signal high-speed I/O group delivers innovative PHY designs that power the most... ...collaborate closely with analog designers and system architects to develop micro-architecture... ....S. degree in Electrical Engineering or equivalent experience....Full time$168k - $264.5k
...help move the needle! We are looking for a senior engineer to be part of the mixed-signal design team building next generation NVLINK. This... ...intelligence.What you'll be doing:Develop and implement high speed interfaces and analog circuits. You will have hands on experience...Full time- ...apply.Job Description:Responsible for developing Digital-Mixed Signal (DMS) models of analog IPs such as touch controller AFEs, wireless power... ...AFEs using SystemVerilog language.Interface with analog design team and chip DV team to develop and support analog/mixed...Full timeLocal area
$136k - $218.5k
We are looking for an Engineer to verify the design and implementation of the world... ...today and define the high-speed Serdes platform for the future... ...responsible for verification of the Mixed Signal CMOS circuit design,... ...design experience in CMOS Analog / Mixed Signal Circuit...Full time$171.6k - $245k
...the TeamAcacia designs intelligent... ...using advanced signal processing and... ...and 1.6T+ bit speed fiber optic transmission... ...other Acacia mixed-signal engineers to collaborate... ...that develops high speed ()25Gb/s... ...accuracy, analog designs for... .... You will architect, design, layout...Full timeTemporary workWork at officeLocal areaFlexible hours3 days per week$116k - $246k
...faster than ever.Job Description:As a Mixed-Signal Design Engineer in Micron’s Pathfinding Design Team,... ...defining, developing, and analyzing high-speed logics to operate the memory. These paths... ...circuits (both of digital and analog) from the memory array to the interface...Full timeLocal areaImmediate start$168k - $264.5k
...advancement.As a member of our Mixed Signal Design Validation team, you will... ...up and characterization of high-speed mixed-signal circuits, in... ...for high-speed I/Os and the analog circuitsConduct detailed... ...ownership for training new engineers in validation practicesWhat...Full time- TylSemi, Inc. in San Jose, CA seeks a High-Speed IO Architect to own the PCIe/UCIe/Ethernet interface architecture and drive tape-out readiness... ..., and SI budgets while collaborating with digital/analog teams and anchor customers to align product definitions with...
- ...the Team Acacia designs intelligent... ...using advanced signal processing and... ...and 1.6T+ bit speed fiber optic transmission... ...other Acacia mixed-signal engineers to collaborate... ...that develops high speed ()25Gb/s... ...accuracy, analog designs for... .... You will architect, design, layout...Full timeWork at office3 days per week
- AMD is seeking an expert in analog/mixed-signal circuit design and architecture for Serdes technology in San Jose, CA. The candidate will own critical analog blocks, define micro-architectures for Tx/Rx subsystems, and manage budgets for power, performance, area, and jitter...
$116k - $189.75k
...innovation. As a Senior Photonic Mixed Signal Compose Validation Engineer, you will play a crucial... ..., and characterize new analog, photonic, electrical-... ....Provide feedback to designers on silicon performance, build... ...performance testing at high data rates.Experience with...Full time- TylSemi in San Jose is seeking a Principal Mixed Signal RTL Design Engineer to lead silicon-level RTL for intelligent... ...applications. You will translate control models to high-quality HDL, design DPWM modules, and collaborate with analog teams on loop compensation and sensor...
- CMOS Mixed-Signal Circuit Design Engineer About Analog Bits, Inc. Analog Bits is the leader in mixed signal IP at leading edge alternatives for process nodes... ...advanced mixed signal circuits for low power, high-speed, Fin‑FET mixed‑signal and analog IPs that are used in...Flexible hours
$168k - $258.75k
...today.We are now looking for a Senior High-Speed IO (HSIO) Validation Engineer!What you will be doing:Own HSIO (... ...test plan development, automation, design for validation requirements,... ...environmentExcellent knowledge of Signal integrity concepts, Silicon characteristics...Full time- ...your career. THE ROLE: As a Signal Integrity Engineer in Networking Technology &... ...the complex interconnects of high-speed Serializer/Deserializer (... ...packaging team, PCB team, System Architect and external partners/... ...results to provide the design guidelines such as materials...
- A leading mixed-signal IP company in Sunnyvale seeks a CMOS Mixed-Signal Circuit Design Engineer. This role involves designing advanced low-power and high-performance PLLs and PVT sensors. The ideal candidate... ...in a supportive environment. #J-18808-Ljbffr Analog Bits, Inc.
$116k - $189.75k
...world.Own system-level IO requirements, specification... ...-generation platform design and excellence in... ...and OEM support for all high-speed IO (USB-C/USB4, PCIe, HDMI... ...hands-on validation for IO signal integrity, compliance,... ...:BS/MS in Electrical Engineering, Computer Engineering,...Full time$153.5k - $245k
...often (in days) to receive an alert: Overview of Role As a High-Speed Circuit design engineer and team manager, you will be participating with R&D... ...speed wireline and optical interconnects using fundamental analog circuit techniques and communication theories, for circuits...Work at office$124k - $195.5k
...looking for a curious and driven Junior Interconnect Engineer to join our High-Speed Interconnect team onsite in Santa Clara, CA.... ...customer needs and translate them into design inputsAssist in mechanical and signal integrity analysis, learning to navigate the tradeoffs...Full timeInternship$179k - $297.8k
...Technologies, Inc. Job Area: Engineering Group, Engineering Group... ...forward-thinking Systems and Mixed Signal Design Engineer to join our... ...engineering, with the ability to architect and design world-class mixed... ...bonus). In addition, our highly competitive benefits package...Work experience placementWork from home- ...You will contribute to the ASIC (chip) design for high-performance network chips: AINIC and DPU... ..., Physical Design teams, and product engineers to achieve first pass silicon success.THE... ...end RTL design and integration of high-speed I/O subsystemsCollaboration with...
$168k - $264.5k
NVIDIA is looking for a Senior Design Engineer for our Coherent High Speed Interconnect team!For two decades, NVIDIA has pioneered visual computing, the... ...-C2C) for our mobile SoCs and GPUs.Collaborate with architects, external partners, software engineers, and circuit...Full time- ...are looking for an adaptive, self-motivative logic design engineer to join our growing mixed-signal high-speed IO team. As a key contributor, you will be part of a... ...diagnosticsPREFERRED EXPERIENCE:Proven experience in analog mixed-signal design from specification to...
$190k - $270k
CPO High Speed I/O and Photonics Design Architect Location: Sunnyvale, CA Base Pay Range $190,000.00/yr - $270,00... ...and electrical levels. Optimize signal integrity, power efficiency, and thermal... ...Master’s or PhD in Mechanical Engineering, Electrical Engineering, Materials...$200k - $250k
Job Title: Principal RTL Design Engineer - PCIe / CXL / High-Speed SoCLocation: Santa Clara, CACompensation: $200K - $250K base DOE plus bonus and RSUs ($300K - $350K+ total comp.)Requirements: RTL Design, Verilog / SystemVerilog, PCIe / CXL / Ethernet / UALink, High-Speed...
Do you want to receive more vacancies?
Subscribe and receive similar vacancies to High Speed IO Analog Mixed Signal Architect/ Design Engineer. Be the first to apply!


