Sign up to access all features of our service.
  • Job search
  • Favorites
  • Create a CV
    New
  • Salaries
  • Subscriptions

High-Speed SerDes Design Engineer - Acacia (Hybrid)

$171.6k - $245k

Cisco Systems

This is a hybrid role that can be performed three days per week from our San Jose, CA office.Meet the TeamAcacia designs intelligent transceivers using advanced signal processing and photonic integration for the 100G, 400G, 800G and 1.6T+ bit speed fiber optic transmission market deployed in data center, metro, long-haul and ultra-long haul telecommunication networks.You will work with other Acacia mixed-signal engineers to collaborate in order to provide an optimized design that will integrate into the ASIC. In addition, you will have the opportunity to interact with other Acacia groups including digital/DSP design, system design, package design, and module design. Acacia takes pride in providing and fostering a collaborate environment in order ensure success and personal growth.Your ImpactAs a member of the Mixed Signal Design team, you will be a key member of a small, dynamic IC Design group that develops high speed ()25Gb/s), and high accuracy, analog designs for optical communications products. You will architect, design, layout, measure and productize ultra-deep sub-micron-based CMOS products.You will lead efforts for a large block on a complex chip, mentor team members and track deliverables, participate in peer review of complex IC designs and provide solid design methodology from conception to production.You will also collaborate with packaging and hardware design team to ensure signal and power integrity specifications are met.You are enthusiastic about developing high speed AMS circuits and best-in-class products that push the boundaries of what is possible. You are detail oriented, high energy and the drive to get things done and solve difficult problems.You are capable to figure things out by yourself, but you also participate in our friendly and team-oriented collaboration approach, which means you enjoy learning from your colleagues and letting them learn from you.You are not shy to always point out how we can be more effective as a team, and you are open to similar suggestions by your team members.Minimum qualification:Bachelors + 8 years of related experience, or Masters + 6 years of related experience, or PhD + 3 years of related experience.Experience in design, simulation and measurement of high speed ICs in at least 3 of the areas listed below:* High Speed Serial Links utilizing serializers, deserializers, and data convertors.* Modeling requirements for system link simulations* High Performance Output Drivers* High Performance Phase Locked Loops* Efficient clock transmission/propagation.* Opamps and Programmable Gain Amplifiers.* Equalization techniques.Preferred QualificationsExperience with electrical transceiver applications including backplane and cable communications.* Experience in FinFET and GAA technologies.* High-frequency layout experience including floorplaning (power/ground, digital/analog signal routing), passives components (inductors, transformers, and transmission-lins).* Experience in design for manufacturability including characterization over PVT, electromigration analysis,self-heating, and IR drop analysis.* Experience in laboratory validation including ESD practices/methodology and construction of test setups.* Experience in design software including Cadence (Virtuoso), Specture/APS/SpectreX, layout validation tools (Virtuoso and Calibre), EMX, mixed-signal simulations in AMS, and Matlab.Why Cisco? At Cisco, we’re revolutionizing how data and infrastructure connect and protect organizations in the AI era – and beyond. We’ve been innovating fearlessly for 40 years to create solutions that power how humans and technology work together across the physical and digital worlds. These solutions provide customers with unparalleled security, visibility, and insights across the entire digital footprint.Fueled by the depth and breadth of our technology, we experiment and create meaningful solutions. Add to that our worldwide network of doers and experts, and you’ll see that the opportunities to grow and build are limitless. We work as a team, collaborating with empathy to make really big things happen on a global scale. Because our solutions are everywhere, our impact is everywhere. We are Cisco, and our power starts with you. Message to applicants applying to work in the U.S. and/or Canada:The starting salary range posted for this position is $171,600.00 to $245,000.00 and reflects the projected salary range for new hires in this position in U.S. and/or Canada locations, not including incentive compensation*, equity, or benefits.Individual pay is determined by the candidate's hiring location, market conditions, job-related skillset, experience, qualifications, education, certifications, and/or training. The full salary range for certain locations is listed below. For locations not listed below, the recruiter can share more details about compensation for the role in your location during the hiring process.U.S. employees are offered benefits, subject to Cisco’s plan eligibility rules, which include medical, dental and vision insurance, a 401(k) plan with a Cisco matching contribution, paid parental leave, short and long-term disability coverage, and basic life insurance. Please see the Cisco careers site to discover more benefits and perks. Employees may be eligible to receive grants of Cisco restricted stock units, which vest following continued employment with Cisco for defined periods of time.U.S. employees are eligible for paid time away as described below, subject to Cisco’s policies:10 paid holidays per full calendar year, plus 1 floating holiday for non-exempt employees1 paid day off for employee’s birthday, paid year-end holiday shutdown, and 4 paid days off for personal wellness determined by CiscoNon-exempt employees** receive 16 days of paid vacation time per full calendar year, accrued at rate of 4.92 hours per pay period for full-time employeesExempt employees participate in Cisco’s flexible vacation time off program, which has no defined limit on how much vacation time eligible employees may use (subject to availability and some business limitations)80 hours of sick time off provided on hire date and each January 1st thereafter, and up to 80 hours of unused sick time carried forward from one calendar year to the nextAdditional paid time away may be requested to deal with critical or emergency issues for family membersOptional 10 paid days per full calendar year to volunteerFor non-sales roles, employees are also eligible to earn annual bonuses subject to Cisco’s policies.Employees on sales plans earn performance-based incentive pay on top of their base salary, which is split between quota and non-quota components, subject to the applicable Cisco plan. For quota-based incentive pay, Cisco typically pays as follows:.75% of incentive target for each 1% of revenue attainment up to 50% of quota;1.5% of incentive target for each 1% of attainment between 50% and 75%;1% of incentive target for each 1% of attainment between 75% and 100%; andOnce performance exceeds 100% attainment, incentive rates are at or above 1% for each 1% of attainment with no cap on incentive compensation.For non-quota-based sales performance elements such as strategic sales objectives, Cisco may pay 0% up to 125% of target. Cisco sales plans do not have a minimum threshold of performance for sales incentive compensation to be paid.The applicable full salary ranges for this position, by specific state, are listed below:New York City Metro Area:$171,600.00 - $281,800.00Non-Metro New York state & Washington state:$151,300.00 - $250,900.00* For quota-based sales roles on Cisco’s sales plan, the ranges provided in this posting include base pay and sales target incentive compensation combined.** Employees in Illinois, whether exempt or non-exempt, will participate in a unique time off program to meet local requirements.Job SummaryJob number: 2006009Date posted : 2026-08-28Profession: Product and EngineeringEmployment type: Full time

Vacancy posted 3 days ago
Similar jobs that could be interesting for youBased on the High-Speed SerDes Design Engineer - Acacia (Hybrid) in San Jose, CA vacancy
  • $168k - $264.5k

     ...looking for a Senior Validation Engineer in the DGX Server Product...  ...development, automation, design for validation requirements,...  ...or equivalent experienceHigh speed IO validation6+ years or more...  ...Oscilloscopes (Digital Multi Meter)High-speed SERDES validation experience (50... 
    Suggested
    Full time

    Nvidia

    Santa Clara, CA
    1 day ago
  •  ...Together, we advance your career. THE ROLE:AMD is seeking a High-Speed SERDES Validation Engineer to join a highly collaborative silicon engineering team...  .... In this role, you will bring advanced >100Gbps SERDES designs to life, leading hands-on characterization and... 
    Suggested

    AMD

    San Jose, CA
    4 days ago
  •  ...RESPONSIBILITIES: Thorough understanding of High-Speed PHY and other clock recovery and...  ...and Analysis in custom high-speed designs Working knowledge of SI/PI Analysis...  ...Masters degree in Electronics & Electrical engineering with 5+ years of experience in protocols... 
    Suggested
    Full time
    Temporary work
    Remote work
    Flexible hours
    Shift work

    Sandisk

    Milpitas, CA
    9 days ago
  • $240k - $330k

     ...electronic interconnect solutions, including High-Speed Board-to-Board, High-Speed Cables,...  ...-speed optoelectronic transceiver design and development engineers own the design of our high-speed...  ...-speed link concepts - NRZ/PAM4, SerDes, equalization (CTLE/DFE/FFE), FEC, jitter... 
    Suggested
    Relocation
    Flexible hours

    Samtec

    Santa Clara, CA
    more than 2 months ago
  • Sandisk in Milpitas, CA is seeking an experienced VLSI Design Engineer to contribute to high-speed PHY development and timing analysis. You will work across disciplines, document results, and present findings to global teams. Requires 5+ years in high-speed interfaces like... 
    Suggested

    Sandisk

    Milpitas, CA
    1 day ago
  •  ...contribute to the ASIC (chip) design for high-performance network chips:...  ...Physical Design teams, and product engineers to achieve first pass...  ...design and integration of high-speed I/O subsystemsCollaboration...  ...of high-speed I/O (SerDes) architecture, design, and verificationExperience... 

    AMD

    Santa Clara, CA
    2 days ago
  • $200k - $250k

    Job Title: Principal Design Verification Engineer - PCIe / High-Speed SoCLocation: Santa Clara, CACompensation: $200K - $250K base DOE plus bonus and RSUs...  ...Design Verification, High-Speed SoC, PCIe / UALink / SerDes, SystemVerilog, UVMPosition OverviewWe are seeking a... 

    CyberCoders

    Santa Clara, CA
    20 hours ago
  •  ...future. Whether you're designing next-gen processors,...  ...Clara,CA Onsite/Hybrid: This role requires...  ...: We are seeking highly motivated SerDes Optical Transceivers...  ...Architecture Modeling Engineer Intern/Co-Op candidates...  ...next-generation high-speed interconnect... 
    Full time
    Summer work
    Internship
    Summer internship
    Worldwide

    AMD

    San Jose, CA
    21 hours ago
  • $136k - $218.5k

     ...to join us today.The mixed-signal high-speed I/O group delivers innovative PHY designs that power the most powerful AI...  ....S. or M.S. degree in Electrical Engineering or equivalent experience.5+ years...  ...detectors, and TIAs.Experience with SerDes architecture and building blocks... 
    Full time

    Nvidia

    Santa Clara, CA
    20 hours ago
  • KLA in Milpitas, CA is seeking an experienced electrical engineer to define and develop high‑speed FPGA‑based subsystems, perform circuit and timing...  ...requires a strong foundation in analog/digital mixed‑signal design, PCB, FPGA, and verification using Verilog/VHDL, with... 

    KLA

    Milpitas, CA
    5 days ago
  • $168k - $264.5k

    NVIDIA is looking for a Senior Design Engineer for our Coherent High Speed Interconnect team!For two decades, NVIDIA has pioneered visual computing, the art and science of computer graphics. With our invention of the GPU - the engine of modern visual computing - the field... 
    Full time

    Nvidia

    Santa Clara, CA
    20 hours ago
  • $200k - $250k

    Job Title: Principal RTL Design Engineer - PCIe / CXL / High-Speed SoCLocation: Santa Clara, CACompensation: $200K - $250K base DOE plus bonus and RSUs ($300K - $350K+ total comp.)Requirements: RTL Design, Verilog / SystemVerilog, PCIe / CXL / Ethernet / UALink, High-Speed... 

    CyberCoders

    Santa Clara, CA
    20 hours ago
  • $168k - $258.75k

     ...today.We are now looking for a Senior High-Speed IO (HSIO) Validation Engineer!What you will be doing:Own HSIO (...  ...test plan development, automation, design for validation requirements,...  ...Silicon characteristics and high speed/SERDES functional validationExperience with... 
    Full time

    Nvidia

    Santa Clara, CA
    1 day ago
  •  ...career. THE ROLE: As a Signal Integrity Engineer in Networking Technology &...  ...validating the complex interconnects of high-speed Serializer/Deserializer (SerDes) channel.THE PERSON:In this role,...  ...measurements results to provide the design guidelines such as materials, stack... 

    AMD

    Santa Clara, CA
    1 day ago
  •  ..., we advance your career. THE ROLE: AMD SerDes Technology team is searching for a passionate and innovative RTL design engineer to develop high-performance, multi-protocol wireline transceivers...  ...to micro-architect cutting edge high-speed SerDes PHY designRTL design of digital... 

    AMD

    San Jose, CA
    20 hours ago
  • $136k - $218.5k

     ...sits at the crossroads of design, architecture, marketing,...  ...Verification CoDesign Engineer, you will work on system-level speed features, develop the verification...  ...to hear from you! #LI-Hybrid Your base salary will be...  ...employer. As we highly value diversity in our current... 
    Full time

    Nvidia

    Santa Clara, CA
    3 days ago
  • $2,000 per month

     ...and in-circuit emulation for high-speed protocols.Collaborate closely with teams across Design, DV, Silicon Validation, Performance...  ...for users.Implement a hybrid emulation environment using custom...  ...Cupertino, and greatly value engineering skills. We do not have boundaries... 

    ETCHED LLC

    Cupertino, CA
    2 days ago
  •  ...innovation at AMD is shaping the future. Whether you’re designing next-gen processors, enabling AI breakthroughs, or...  ...and, together, we’ll advance your career.THE ROLEThe High-Speed IO (HSIO) Validation Engineer is responsible for validating and debugging high-speed... 

    AMD

    Santa Clara, CA
    2 days ago
  • $133k - $180k

     ...interconnected world. Our solutions are designed to not only meet the current...  ...awards, such as Best Engineering Team, Best Company for...  ...system architectures and ultra-high-speed PCB designs to deliver state...  ...such as 112G/224G SerDes, PCIe Gen 5/6, DDR4/5/6Design... 
    Flexible hours

    Arista Networks, Inc.

    Santa Clara, CA
    3 hours ago
  • $112k - $242k

    ResponsibilitiesMaxLinear is seeking talented RF/MS IC Design Engineers at all levels to join our team and help shape the next generation of high-speed connectivity solutions.MaxLinear is a...  ..., with a strong focus on high-speed PAM4 SerDes and optical technologies. We offer a... 
    Work experience placement
    Live in

    MaxLinear

    San Jose, CA
    1 day ago
  •  ...generation of supercomputing, high-performance computing,...  ...and AI. Whether you’re designing next-gen processors,...  ...package design engineer. As a key member of the...  ...in order to design high speed chips and systems.Performing...  ...plus.Good knowledge of SerDes design and package/PCB... 

    AMD

    San Jose, CA
    2 hours ago
  • $100k

     ...technologists have developed a high performance RISC-V CPU from...  ...seeking  a highly skilled Physical Design Engineer to drive the critical Die-to-...  ...focus on closing high-speed D2D interfaces for multi-die/...  ...interfaces (D2D, PCIe, HBM, SerDes) and the physical challenges... 
    Permanent employment
    Full time
    Remote work

    Tenstorrent

    Santa Clara, CA
    9 days ago
  • $194.6k - $285.7k

     ...applications are received.This is a hybrid role with three days per week at our San Jose, CA office.Acacia designs intelligent transceivers using...  ...for the 100G, 400G and 1T bit speed fiber optic transmission...  ...IC design group that develops high speed ()25Gb/s), and high accuracy... 
    Full time
    Temporary work
    Work at office
    Local area
    Flexible hours
    3 days per week

    CISCO Systems

    San Jose, CA
    3 days ago
  • $168k - $264.5k

     ...The Silicon Co-Design Group (SCG) sits at the crossroads...  ...are hiring a Senior Engineer to lead system...  ...architecture, boot flows, high-speed I/O, and power and thermal...  ...depth in HBM, SerDes or high-speed I/O, power...  ...what is possible! #LI-Hybrid Your base salary will... 
    Flexible hours
    Shift work

    NVIDIA Gruppe

    Santa Clara, CA
    20 hours ago
  • Sandisk in Milpitas, California, is seeking an experienced VLSI Design Engineer to design and evaluate chip architectures for high performance NAND flash, including 3D NAND developments. The role requires strong device fundamentals and memory design exposure, with hands... 

    Sandisk

    Milpitas, CA
    5 days ago
  •  ...Job Description Job Description Hybrid Electronics Process Engineer Location: San Jose, California 951...  ...the boundaries of how electronics are designed, manufactured, and scaled. Our...  ...Maintain a safe, disciplined, and high-performance manufacturing environment... 
    Permanent employment
    Work at office
    Local area
    Flexible hours

    NextFlex

    San Jose, CA
    3 days ago
  • $160k - $275k

     ...MatX is seeking Emulation engineers to join our team as we...  ...-in-class silicon for high-performance and...  ...memory management. High-speed connectivity and other...  ...assistance). Deep RTL design expertise is not required...  ...Points If You HaveUVM or hybrid SoC testbench development... 
    Daily paid
    Full time
    Work experience placement
    Local area
    Remote work
    Monday to Friday
    Flexible hours

    MatX

    Mountain View, CA
    2 hours ago
  •  ...data center product portfolio with a high‑performance DPU and software stack deployed...  ...PERSON:We are seeking a high‑impact Design Verification Engineer with strong technical depth, ownership...  ...of networking or high‑speed I/O pipelinesExposure to architectural... 

    AMD

    Santa Clara, CA
    2 hours ago
  • $189k - $301k

    A leading semiconductor company in San Jose is seeking a Senior Staff Engineer specializing in High-Speed I/O Analog-Mixed Circuit design. The role requires extensive experience in analog circuit design and high-speed interfaces, with a focus on optimization and simulation... 

    Jobleads-US

    San Jose, CA
    3 days ago
  •  ...About the RoleIntel is seeking a Senior Design Verification Engineer for the Silicon Chassis team. In this...  ...with a track record of delivering high-quality silicon on schedule; able to adapt...  ...role will be eligible for our hybrid work model which allows employees to split... 
    Full time
    Internship
    Local area
    Immediate start
    Shift work

    Intel

    Santa Clara, CA
    3 hours ago

Do you want to receive more vacancies?

Subscribe and receive similar vacancies to High-Speed SerDes Design Engineer - Acacia (Hybrid). Be the first to apply!