Senior ASIC DFT Architect for SOC Test and Validation
Blue Origin
Blue Origin is seeking a Principal ASIC DFT Designer to own test architecture for the TeraWave SOC program. You will define the DFT strategy for large multi-block designs, implement scan, compression, and built-in self-test infrastructure, and deliver vectors for silicon bring-up and production testing.
This senior IC engineering role combines technical leadership with hands-on design work, includes coordinating with product and physical design teams, debugging ATE patterns, and supporting
#J-18808-LjbffrVacancy posted 1 day ago
Similar jobs that could be interesting for youBased on the Senior ASIC DFT Architect for SOC Test and Validation in Cupertino, CA vacancy
- ...Quest Global in California is seeking an experienced Design for Test (DFT) Engineer to contribute to the development of complex SoC/ASIC designs. You will lead DFT planning and integration, define testing methodologies, and pursue continuous improvements of DFT flows...Senior
QuEST Global
Santa Clara, CA4 days ago - ...Inc. is seeking a Design For Testability (DFT) Engineer to enhance the testability of... ...on design requirements, and ensure robust test strategies during production. This position... ...requires 10+ years of DFT experience in ASIC or SoC environments and offers comprehensive...SeniorRelocation package
Etched.ai, Inc.
San Jose, CA2 days ago - ...Avicena Tech is seeking a DFT Lead to own the test architecture of a mixed-signal ASIC, from scan and BIST through analog test access and production test delivery. You will define the strategy, implement and verify it, and collaborate with product/test engineering to...Senior
Avicena Tech
Sunnyvale, CA4 days ago - ...Technology Services in California is seeking an experienced DFT/ATPG engineer to contribute to advanced SoC/ASIC verification. This role emphasizes hands-on pattern... ...+ years in DFT/ATPG, strong knowledge of MBIST, IO validation, and clock DFT, with a solid background in RTL and...Senior
L&T Technology Services
Santa Clara, CA4 days ago - ...Corporation in Santa Clara is seeking a Senior ASIC Timing Engineer focusing on DFT to drive timing closure for complex chips... ...ECOs. You will improve workflows, automate validation, and ensure robust timing across GPUs/CPUs/SoCs in advanced nodes. A BS or MS in EE/CE...Senior
NVIDIA Corporation
Santa Clara, CA17 hours ago - ...Normal Computing is in search of a seasoned Design-for-Test (DFT) Engineer to own the architecture for our next-generation ASICs, spanning RTL, synthesis, and tapeout. You will lead scan/ATPG, MBIST, boundary-scan, and test-access strategies while collaborating with RTL...Senior
Normal Computing Corp.
Mountain View, CA4 days ago - ...Apple Inc. is seeking a senior role in its wireless silicon development team focused on low... ...correlation. You will define power-efficient SOC architecture, build models and collect pre... ...devices. The position requires strong ASIC power knowledge, scripting skills and...Senior
Apple
Sunnyvale, CA2 days ago - ...HP Enterprise is seeking an experienced Principle VLSI/ASIC Design Engineer in Sunnyvale, CA, to lead architecture, RTL design, and analysis of complex SoC solutions. The role shapes technology roadmaps, collaborates across teams, and ensures production-ready designs....Senior
HP Enterprise
Sunnyvale, CA17 hours ago $200k
...DFT Architect/Manager/Sr. ManagerAs a DFT Architect/Manager/Sr. Manager... ...and execution of Design-for-Test strategies for next-... ...implementation across complex ASIC/SoC designs, ensuring high test... ...verification, physical design, STA, validation, product engineering, and...SeniorFlexible hoursAuradine
Santa Clara, CA4 days ago$168k - $264.5k
...now looking for a Senior ASIC Design Engineer to join our DFT team! Make the choice... .... Design-for-Test Engineering at NVIDIA... ...and post-silicon validation on some of the industry... ...next-generation SoC products. You’ll... ...closely with architects, platform, and software...SeniorNVIDIA Corporation
Santa Clara, CA14 hours ago$152k - $241.5k
...Modeling group is looking for Architects, Functional Modeling... ...architecture efforts across GPU/ SOC Architecture teams. A key part... ...architects on modeling, analysis and validation of chip & system... ...customer-facing technologiesDevelop tests, test plans, and testing infrastructure...SeniorFull timeWork experience placementShift workNVIDIA
Santa Clara, CA3 days ago$185k - $250k
...A Silicon Valley-based hardware startup is looking for a highly experienced Post-Silicon ASIC Validation Engineer. The role involves leading validation of complex networking ASICs and chiplet-based architectures. The ideal candidate has strong expertise in post-silicon...SeniorEridu Corporation
Saratoga, CA5 days ago$145.6k - $218.4k
...Engineering Group, Engineering Group ASICS Engineering General... ...is seeking an experienced SoC Architect to help define and deliver... ...ASIC design, verification, validation, integration, or related work... ...of experience in HW Design, testing, and commercialization experience...SeniorWork experience placementWork from homeQualcomm
Santa Clara, CA1 day ago$239.2k - $358.8k
...tomorrow. You Are You are a senior DFT architect with deep experience developing and deploying test solutions for complex ASIC and SoC designs. You bring strong expertise in... ...DFT insertion, ATPG generation, pattern validation, diagnosis, and coverage optimization...SeniorRemote workWorldwide- ...impact. You’re an experienced ASIC/FPGA design engineer who has... ...hardware, software, systems, validation, and product teams. Build... .... Strong knowledge of: SoC and subsystem architecture... ...techniques Manufacturing test and DFT methodologies Silicon bring...Senior
Advanced Micro Devices, Inc
San Jose, CA4 days ago - ...NVIDIA Architecture Modeling group seeks Architects, Functional Modeling Engineers, and Simulation experts to contribute across GPU/SOC architecture teams. You will model, analyze, and validate chip and system architectures, shaping performance and efficiency for datacenter...Senior
NVIDIA
Santa Clara, CA4 days ago $170k - $230k
...Sr. SOC/ASIC Physical Design Engineer (Silicon Engineering) Sunnyvale... ...worldwide. We design, build, test, and operate all parts of the... ...firmware, architecture, design, validation, product engineering, ASIC... ...physical design Knowledge of DFT/Scan/MBIST/LBIST and understanding...SeniorPermanent employmentTemporary workWorldwideWeekend workSPACE EXPLORATION TECHNOLOGIES CORP
Sunnyvale, CA14 hours ago- ...Cisco's Silicon One team in San Jose seeks an experienced engineer to lead test planning and DFT verification for next‑gen silicon. You will develop test benches and own MBIST methodology across the portfolio, collaborating with RTL and physical design teams to ensure...Senior
Cisco
San Jose, CA3 days ago - ...MatX is building a silicon-centric GenAI compute platform and seeks a Silicon DFT engineer to implement DFT functions across SERDES, boundary scan, and test modes for MatX products. You will collaborate with verification and firmware teams to bring up silicon test...Senior
MatX
Mountain View, CA1 day ago - ...Principal Asic Test Development EngineerThis role has been designed as 'Hybrid' with an expectation... ...for developing test strategy and DFT (Design-for-Test) solutions for ASICs and... ...teams to enable the DFT features in ASICs, validate on ATE, integrate in diagnostics, and...Contract workWork at office2 days per week
Hewlett Packard Enterprise
Sunnyvale, CA4 days ago - ...enabling human life on Mars. SR. ASIC DFT ENGINEER (SILICON ENGINEERING)... ...worldwide. We design, build, test, and operate all parts of the... ..., architecture, design, validation, product engineering and ASIC... ...yield optimization on complex SoCs or ASICs Hands‑on experience with...SeniorPermanent employmentTemporary workWorldwideWeekend work
SPACE EXPLORATION TECHNOLOGIES CORP
Sunnyvale, CA2 days ago $220k - $250k
...semiconductor startup in Sunnyvale is seeking an RTL Design Tech Lead to oversee micro-architecture and RTL development for complex ASIC/SoC programs. This role requires deep design expertise and technical leadership to guide teams through the architecture and tapeout...Bolt Graphics
Sunnyvale, CA5 days ago$136k - $218.5k
Senior ASIC Timing Engineer, DFT# CAREERS AT NVIDIA## Senior ASIC Timing Engineer, DFTApply: US, CA, Santa Clara: Full time: Posted 2 Days Ago: JR20... ...closure for DFT logic on all Nvidia chips (GPUs/CPUs/DPUs/LPUs/SoCs) at all hierarchical levels (block/cluster/full-chip).*...SeniorFull timeNVIDIA Corporation
Santa Clara, CA8 hours ago$168k - $264.5k
...lasting impact on the world. Join NVIDIA's Design-for-Test Engineering team in Santa Clara, CA, where we are driven by... ...in AI. We keep evolving to solve emerging challenges. Senior DFT - Silicon Validation Engineer As a Senior DFT - Silicon Validation Engineer,...SeniorShift workNVIDIA Corporation
Santa Clara, CA2 days ago$269.18k - $376.84k
...operations. As a Principal ASIC DFT Designer on the ASIC Engineering SOC Team you will own design for test architecture for the TeraWave... ...test equipment. This is a senior individual contributor role with... ...and logic Generate and validate DFT vectors for silicon bring...Permanent employmentFull timeTemporary workLocal areaBlue Origin
Cupertino, CA6 days ago- ...Synopsys, Inc. is seeking an experienced ASIC verification engineer to define and drive verification plans for DDR PHY/memory IP, and to build reusable UVM-based testbenches across product families. You will author SystemVerilog assertions, coverages, and debug complex...Senior
Synopsys
Sunnyvale, CA1 day ago - ...Ford Motor Company is seeking a Senior Hardware Validation Engineer to define validation strategy and roadmaps for complex mechatronic hardware across product lines. You will lead the bring-up of test environments and influence testability and reliability from design...Senior
Lincoln Motor Company
Palo Alto, CA1 day ago - ...d-Matrix in Santa Clara, CA is seeking a principal Design Verification Engineer to drive SoC verification from architecture to tape-out, in a fast-paced startup environment. You will work with a highly experienced team on the industry's first highly programmable in-memory...Senior
d-Matrix
Santa Clara, CA3 days ago - ...Cisco Systems in San Jose is seeking an ASIC Design Verification Engineer to drive the definition, architecture, and verification of high... ...data center platforms. You will build DV environments, develop test plans, and lead verification across block to chip levels to meet...Senior
Cisco
San Jose, CA2 days ago - ...NVIDIA is seeking an experienced professional to develop and improve the modeling infrastructure for GPU and SOC models. You will work on creating tools and environments to model and simulate next-generation chip architectures. The role requires a Bachelor's degree...Senior
NVIDIA
Santa Clara, CA4 days ago
Do you want to receive more vacancies?
Subscribe and receive similar vacancies to Senior ASIC DFT Architect for SOC Test and Validation. Be the first to apply!
Related searches
- senior manager accounts payable Cupertino, CA
- senior cloud service delivery manager Cupertino, CA
- senior service engineer Cupertino, CA
- senior software design engineer Cupertino, CA
- senior supplier quality engineer Cupertino, CA
- senior technical product manager Cupertino, CA
- senior designer Cupertino, CA
- srs Cupertino, CA
- senior project manager contract Cupertino, CA
- senior business analyst contract Cupertino, CA