Sign up to access all features of our service.
  • Job search
  • Favorites
  • Create a CV
    New
  • Salaries
  • Subscriptions

ASIC & FPGA Design Engineer Stf - E4

$50 per hour

Lockheed Martin

Requisition ID: 12173ERP Eligible?: YesERP amount: $50 LMRecognitionRelocation: PossibleType: ExemptShift: 1Clearance Prior to Start: NoneFinal Clearance: SecretPay Transparency: $150,800.00 - $280,000.00Experience Level: Experienced ProfessionalFT/PT/Casual: FullTimeDepartment: SpaceBusiness Unit: SpaceStandard Job DescriptionThe Silicon Solutions team of Lockheed Martin Space is building the best ASIC/FPGA team in the world, and are seeking a highly talented and motivated ASIC & FPGA Verification Engineer who has a passion in microchip verification. You will have the opportunity to support over 50 different programs and research and development (R&D) efforts. Your work will affect technology across military space, civil space, commercial space, missiles, missile defense platforms, satellite surveillance platforms, deep space exploration, and manned flight missions.The information below reflects the standard job description for this position:Develops, designs, verifies, and documents Application-Specific Integrated Circuits (ASIC) and Field Programmable Gate Arrays (FPGA) development. Determines architecture design, logic design, and system simulation. Assignments include the analysis of all aspects from high-level design to synthesis, place and route, and timing and power utilization. Typically uses specialized equipment to establish operation data, conduct experimental tests, and evaluate results.Basic QualificationsBachelor of Science or higher from an accredited college in Electrical Engineering or related discipline, or equivalent experience/combined education.Experience or coursework in the verification of FPGA and/or ASIC devices.HDL programming experience with VHDL, Verilog, and/or SystemVerilog.Linux environment.Willing and able to obtain and maintain a DoD Secret clearance, thus US Citizenship is required for this position.Desired SkillsExperience or coursework in the verification of FPGA and/or ASIC devices.Experience or coursework with modern verification methodologies such as UVM, OVM or VMM.Experience in ASIC / FPGA life cycle (architecture, design, simulation, verification, validation, integration & test).FPGA/ASIC design experience is a plus.Experienced in scripting such as Perl, TCL, Python.Experience leading small teams in technical work, setting priorities, managing schedules.Experience in creating project plansProficient in AI prompting as it applies to this position and practicePay InformationFull-Time Salary Range: $150800.00 - $280000.00At Lockheed Martin, we know mission success starts with taking care of our people. Our Total Rewards program is designed to attract top talent, support your well-being, and help you grow—both professionally and personally.The salary range for this position is as listed on the requisition. Please note that the salary information listed is a general guideline only. Lockheed Martin considers factors such as (but not limited to) scope and responsibilities of the position, candidate's work experience, education/ training, key skills as well as market(work location) and business considerations when extending an offer. Benefits offered: Medical, Dental, Vision, Flexible work arrangements and schedules (e.g., 4x10), 401(k) match, Paid time off, Holidays, Parental Leave, EAP, Flexible Spending Accounts, Education Assistance, Life Insurance, Short-Term Disability, and Long-Term Disability.Annual short-term and/or long-term incentive compensation programs may be offered depending on the position. Payments under these annual programs are not guaranteed and can vary from year to year and are tied to a range of performance metrics.For (Washington state applicants only) Non-represented full-time employees: accrue at least 10 hours per month of Paid Time Off (PTO) to be used for incidental absences and other reasons; receive at least 90 hours for holidays. Represented full time employees accrue 6.67 hours of Vacation per month; accrue up to 52 hours of sick leave annually; receive at least 96 hours for holidays. PTO, Vacation, sick leave, and holiday hours are prorated based on start date during the calendar year.

Vacancy posted 2 days ago
Similar jobs that could be interesting for youBased on the ASIC & FPGA Design Engineer Stf - E4 in Sunnyvale, CA vacancy
  • $122.6k - $227.6k

     ...look like?The Silicon Solutions team of Lockheed Martin Space is building the best ASIC/FPGA team in the world, and are seeking a highly talented and motivated ASIC & FPGA Design Engineer who has a passion for microchip design and space. You will be working at the... 
    Suggested
    Full time
    Temporary work
    Work experience placement
    Interim role
    Casual work
    Flexible hours

    Lockheed Martin

    Sunnyvale, CA
    3 days ago
  • $50 per hour

     ...Lockheed Martin Space is building the best SOC/ASIC/FPGA team in the world and is seeking a...  ...this position:Manages the development, design, verification, and documentation of Application...  ...an accredited college in Electrical Engineering, Computer Engineering, or related... 
    Suggested
    Full time
    Temporary work
    Work experience placement
    Casual work
    Work at office
    Flexible hours

    Lockheed Martin

    Sunnyvale, CA
    5 days ago
  • $98.6k - $133.4k

    ASIC/FPGA Design and Verification Engineer - Space Electronics - MTV (Associate, Experienced, or Lead)Company:The Boeing CompanyBoeing Space, Intelligence & Weapons Systems has an exciting opportunity for multiple ASIC and/or FPGA Design and Verification Engineers to join... 
    Suggested
    Permanent employment
    Full time
    Work experience placement
    Interim role
    Relocation
    Visa sponsorship
    Work visa
    Flexible hours
    Shift work
    Day shift

    Boeing

    Mountain View, CA
    5 days ago
  •  ...patients worldwide.We’re a team of engineers, clinicians, and innovators...  ...mind and exceptional logic design skills to develop and commercialize...  ...for developing complex FPGA solutions for communications,...  ...Verilog, VHDL)Experience with FPGA/ASIC simulation tools (e.g.... 
    Suggested
    Work experience placement
    Local area
    Worldwide
    Flexible hours

    Intuitive Surgical

    Sunnyvale, CA
    1 day ago
  • $101k - $178.14k

     ...ASIC/FPGA Verification Engineer Join Our Team as an ASIC/FPGA Verification Engineer where you will work on the development of a sophisticated...  ...FPGA Verification Engineer who has a passion for microchip design and space. You will be working at the Supplier site in Cambridge... 
    Suggested
    Full time
    Temporary work
    Work experience placement
    Work at office
    Remote work
    Flexible hours

    Lockheed Martin Corporation

    Sunnyvale, CA
    1 day ago
  • $100 per hour

     ...The selected candidate will be responsible for ASIC & FPGA verification on R&D program. This engineer will be a verification UVM expert. This engineer...  ...with have experience : -Verifying FPGA and/or ASIC designs including creating UVM verification environments, testbenches... 
    Remote work

    Precision Resources Company, Inc.

    Sunnyvale, CA
    2 days ago
  •  ...Position : FPGA Design/Verification Engineer Location : Sunnyvale, CA Job duration : 8+ months ( Possibility Extension )...  ...The selected candidate will be responsible for ASIC & FPGA development on R&D program. This engineer with... 
    Remote work
    Day shift

    Pacer Group

    Sunnyvale, CA
    3 days ago
  •  ...we advance your career. THE ROLE: You will contribute to the ASIC (chip) design for high-performance network chips: AINIC and DPU. As a...  ...architecture, IP design, Physical Design teams, and product engineers to achieve first pass silicon success.THE PERSON:A successful... 
    Night shift

    AMD

    Santa Clara, CA
    1 day ago
  • $163k - $236k

    Participate in the physical design of complex blocks.Contribute to the design and closure...  ...qualifications:Bachelor's degree in Electrical Engineering, Computer Engineering, Computer Science,...  ...within AI/ML-driven systems.As an ASIC Physical Design Engineer, you will collaborate... 
    Worldwide

    Google

    Sunnyvale, CA
    3 days ago
  • $136k - $218.5k

    The clocks group is looking for a top-notch ASIC engineer to join the team. The Team is responsible for crafting all aspects of GPU and CPU clocking. The team collaborates with the front design team to understand the clocking requirements for the chip. The clocks team interacts... 
    Full time
    Work experience placement

    Nvidia

    Santa Clara, CA
    5 days ago
  • $200k - $290k

     ...inference.About The Role:As a senior front-end design engineer, you will be a key part of the world-...  ...: Python, TCL.Assets:Experience with FPGA development toolchain, including Place...  ...is a plus.Experience managing external ASIC vendor through product development cycle... 
    Remote work

    Cerebras Systems

    Sunnyvale, CA
    3 days ago
  • $136k - $218.5k

    We are now looking for an ASIC Design Engineer. NVIDIA is seeking best-in-class ASIC Design Engineers to design and implement the world’s leading SoC's and GPU's. This position offers the opportunity to have real impact in a dynamic, technology-focused company impacting... 
    Full time

    Nvidia

    Santa Clara, CA
    5 days ago
  • $116k - $189.75k

     ...a lasting impact on the world.At NVIDIA, our passion for innovative technology and dedication to excellence guide us. As an ASIC Design Engineer, you will build powerful SoC and GPU products. These products support everything from consumer graphics to self-driving cars... 
    Full time
    Work experience placement

    Nvidia

    Santa Clara, CA
    5 days ago
  • $136k - $218.5k

     ...of our CPU Cache Coherent Interconnects Design Team, you will be responsible for the physical...  ...to see:Master’s Degree in Electrical Engineering, Computer Engineering or Computer Science...  ...preferred as is a deep understanding of ASIC design flow including RTL design and verification... 
    Full time

    Nvidia

    Santa Clara, CA
    2 days ago
  • $136k - $218.5k

     ...their best work. Come join the team and see how we can make a lasting impact on the world. NVIDIA is looking for an Senior ASIC Design Engineer to join our Memory Subsystem Team!Whatyou'llbedoing:As a member of our Memory Subsystem Design team, you will collaborate with... 
    Full time

    Nvidia

    Santa Clara, CA
    1 day ago
  • $136k - $218.5k

     ...world. This is our life’s work, to amplify human inventiveness and intelligence.We are now looking for a motivated Senior ASIC Physical Design Engineer, Netlisting to join our dynamic and growing team. If you want to challenge yourself and be a part of something great,... 
    Full time
    Shift work

    Nvidia

    Santa Clara, CA
    1 day ago
  • $196k - $310.5k

    We are now looking for a Senior ASIC Floorplan Design Engineer!NVIDIA is seeking a talented ASIC Floorplan Engineer to design and implement the world’s leading SoC's and GPU's. This position offers you a unique opportunity to craft and to influence the design and development... 
    Full time

    Nvidia

    Santa Clara, CA
    4 days ago
  • $150k - $250k

    Job Title: Senior ASIC Design EngineerJob Location: Santa Clara, CA or Boston, MACompensation: $150K - $250K base DOE plus equityRequirements...  ...OverviewWe are seeking a highly skilled Senior ASIC Design Engineer to lead the design and development of advanced ASIC solutions.... 

    CyberCoders

    Santa Clara, CA
    3 days ago
  • $168k - $264.5k

    We are now looking for a Senior ASIC Design Engineer to join our DFT team!NVIDIA has continuously reinvented itself over two decades. Our invention of the GPU in 1999 sparked the growth of the PC gaming market, redefined modern computer graphics, and revolutionized parallel... 
    Full time

    Nvidia

    Santa Clara, CA
    3 days ago
  • $138k - $197k

    Develop all aspects of ASIC RTL2GDS implementation for high Performance, Power, Area (PPA) designs.Manage full-chip level physical implementation.Define and implement...  ...qualifications:Bachelor's degree in Electrical Engineering or equivalent practical experience.4 years of... 
    Worldwide

    Google

    Mountain View, CA
    3 days ago
  • $168k - $264.5k

    NVIDIA is seeking ASIC Design Engineers with experience in agentic AI to help design and implement the world's leading SoC's and GPU's. As part of NVIDIA's "AI for chip design" team, you will have the opportunity to tap into the unlimited potential of AI and change the... 
    Full time
    Work experience placement

    Nvidia

    Santa Clara, CA
    2 days ago
  • $160k - $275k

     ...AI quality and availability. MatX is seeking silicon physical design engineers to join our team as we create best-in-class silicon for high-performance...  ...or equivalentMinimum 8 years of industry experience in ASIC Physical DesignGreat interpersonal and communication... 
    Daily paid
    Full time
    Work experience placement
    Work at office
    Local area
    Remote work
    Monday to Friday
    Flexible hours

    MatX

    Mountain View, CA
    3 days ago
  •  ...ASIC RTL Design Engineer Responsible for microarchitecture and RTL design of high performance data processing chip. Micro-architecture definition, writing micro-architecture specifications. Write high performance and low power Verilog RTL, synthesis and timing closure... 

    InterSources

    Santa Clara, CA
    4 days ago
  • $168k - $264.5k

     ...work. Come join the team and see how you can make a lasting impact on the world.NVIDIA is seeking best-in-class ASIC Verification Engineers to verify the design and implementation of the world’s leading inference accelerator. This position offers the opportunity to have... 
    Full time

    Nvidia

    Santa Clara, CA
    5 days ago
  • $129.2k - $209k

     ...solving, stronger relationships, and the kind of precision that drives great outcomes.Job SummaryYour Career As a Design Verification engineer on the ASIC team, you will ensure that the ASICs in our groundbreaking next-generation firewall products meet or exceed industry... 
    Full time
    Casual work
    Work at office

    Palo Alto Networks

    Santa Clara, CA
    2 days ago
  • $138k - $198k

    Plan the verification of complex digital design blocks by fully understanding the design...  ...specification and interacting with design engineers to identify important verification scenarios...  ...within AI/ML-driven systems.As an ASIC Design Verification Engineer, you will use... 
    Worldwide

    Google

    Sunnyvale, CA
    3 days ago
  • $140k - $229.8k

    Company:Qualcomm Technologies, Inc.Job Area:Engineering Group, Engineering Group > ASICS EngineeringGeneral Summary:As a leading technology innovator, Qualcomm...  ...premium Snapdragon chip sets and is seeking Hardware Design engineers with solid ASIC design experience in San... 
    Work experience placement
    Work from home

    Qualcomm

    Santa Clara, CA
    5 days ago
  • $118k - $219.1k

     ...Martin is seeking an Experienced Electronics Engineer to serve as a Certified Principal...  ...continuous‑improvement initiatives for the design. This role will collaborate closely...  ...and missile programs.Apply expertise in FPGA/ASIC design, Circuit Card Assembly (CCA) design... 
    Full time
    Temporary work
    Work experience placement
    For subcontractor
    Casual work
    Flexible hours

    Lockheed Martin

    Sunnyvale, CA
    3 days ago
  • $165k - $248k

     ...Category Engineering Hire Type Employee Job ID 18509 Base Salary Range $16500...  ...We deliver industry-leading silicon design, IP, simulation and analysis solutions...  ...You have spent years turning ASIC designs into working FPGA prototypes, and you know the difference... 
    Remote work

    Synopsys Inc

    Sunnyvale, CA
    11 days ago
  •  ...NVIDIA is seeking a Senior ASIC Design Engineer to join our Memory Subsystem Team in Santa Clara. You will collaborate with architects, verification, formal verification and physical design to deliver a world-class memory subsystem solution. You will own micro-architecture... 

    NVIDIA

    Santa Clara, CA
    2 days ago

Do you want to receive more vacancies?

Subscribe and receive similar vacancies to ASIC & FPGA Design Engineer Stf - E4. Be the first to apply!