Sign up to access all features of our service.
  • Job search
  • Favorites
  • Create a CV
    New
  • Salaries
  • Subscriptions

Senior ASIC Floorplan Design Engineer

$196k - $310.5k

NVIDIA

We are now looking for a Senior ASIC Floorplan Design Engineer!NVIDIA is seeking a talented ASIC Floorplan Engineer to design and implement the world’s leading SoC's and GPU's. This position offers you a unique opportunity to craft and to influence the design and development of the next generation GPU and SoC, allowing you to have real impact in a dynamic, technology-focused company impacting product lines ranging from consumer graphics to self-driving cars and the growing field of artificial intelligence. We have crafted a team of exceptional people stretching around the globe, whose mission is to push the frontiers of what is possible today and define the platform for the future of computing.What you will be doing:Working with architects, design leads, physical design leads and package leads, you will develop and to craft and optimize floorplans during early chip development.Drive the area review process and collaborate with the ASIC design team to identify area, interconnect and floorplan improvement opportunitiesSolve timing and routing congestion issues with physical and ASIC design teams by influencing early design and physical implementation decisions.You will build tools and improve existing infrastructure to optimize chip area and speed of execution.What we need to see:Masters Degree in Electrical Engineering, Computer Science, or Computer Engineering or equivalent experience12+ years of relevant work experienceA deep hardware engineering background with a concentration in VLSI and/or Computer Architecture.Experience in Verilog, System Verilog or similar HVLExperience with CAD and physical design methodologies (flow and tool development), chip floorplan, power/clock distribution, packaging, P&R and timing closure.Strong communication and interpersonal skills and ability & desire to work as a great teammate should be displayed in your interview.Python, Perl and C/C++ programming language experienceWays to stand out from the crowd:Experience in driving development of large scale ASIC floorplan is a huge plus.NVIDIA is widely considered to be one of the technology world’s most desirable employers. Our products are leading the way with groundbreaking developments in Artificial Intelligence, Autonomous Driving, High-Performance Computing and Visualization. We have some of the most forward-thinking and hardworking people in the world working for us. Are you creative and autonomous? Do you love the challenge of crafting the fastest and most power efficient chips in their class? If so, we want to hear from you.Your base salary will be determined based on your location, experience, and the pay of employees in similar positions. The base salary range is 196,000 USD - 310,500 USD for Level 5, and 232,000 USD - 368,000 USD for Level 6.You will also be eligible for equity and benefits.Applications for this job will be accepted at least until May 25, 2026.This posting is for an existing vacancy. NVIDIA uses AI tools in its recruiting processes.NVIDIA is committed to fostering a diverse work environment and proud to be an equal opportunity employer. As we highly value diversity in our current and future employees, we do not discriminate (including in our hiring and promotion practices) on the basis of race, religion, color, national origin, gender, gender expression, sexual orientation, age, marital status, veteran status, disability status or any other characteristic protected by law.SummaryLocation: US, CA, Santa Clara; US, TX, AustinType: Full time

Vacancy posted 7 days ago
Similar jobs that could be interesting for youBased on the Senior ASIC Floorplan Design Engineer in Santa Clara, CA vacancy
  • $136k - $218.5k

     ...clocks group is looking for a top-notch ASIC engineer to join the team. The Team is...  .... The team collaborates with the front design team to understand the clocking requirements...  ...back end team to help craft the physical floorplan of the chip. The team explains the programming... 
    Senior
    Full time
    Work experience placement

    Nvidia

    Santa Clara, CA
    3 days ago
  • $150k - $250k

    Job Title: Senior ASIC Design EngineerJob Location: Santa Clara, CA or Boston, MACompensation: $150K - $250K base DOE plus equityRequirements...  ...OverviewWe are seeking a highly skilled Senior ASIC Design Engineer to lead the design and development of advanced ASIC... 
    Senior

    CyberCoders

    Santa Clara, CA
    6 days ago
  • $136k - $218.5k

     ...of our CPU Cache Coherent Interconnects Design Team, you will be responsible for the physical...  ...to see:Master’s Degree in Electrical Engineering, Computer Engineering or Computer Science...  ...preferred as is a deep understanding of ASIC design flow including RTL design and verification... 
    Senior
    Full time

    Nvidia

    Santa Clara, CA
    5 days ago
  • $136k - $218.5k

     ...world. This is our life’s work, to amplify human inventiveness and intelligence.We are now looking for a motivated Senior ASIC Physical Design Engineer, Netlisting to join our dynamic and growing team. If you want to challenge yourself and be a part of something great... 
    Senior
    Full time
    Shift work

    Nvidia

    Santa Clara, CA
    4 days ago
  • $168k - $264.5k

    We are now looking for a Senior ASIC Design Engineer to join our DFT team!NVIDIA has continuously reinvented itself over two decades. Our invention of the GPU in 1999 sparked the growth of the PC gaming market, redefined modern computer graphics, and revolutionized parallel... 
    Senior
    Full time

    Nvidia

    Santa Clara, CA
    6 days ago
  • $168k - $264.5k

    We are now looking for a Senior ASIC Design Engineer.NVIDIA is seeking ASIC Design Engineers to implement the world’s leading SoC's and GPU's. This position offers the opportunity to have real impact in a multifaceted, technology-focused company impacting product lines... 
    Senior
    Full time
    Work experience placement

    Nvidia

    Santa Clara, CA
    3 days ago
  • $167.7k - $245.2k

     ...help each other grow. Because full product development—from design to qualification to production—is within our team, we’re...  ...’s degree in Electrical or Computer engineering and 7+ years of ASIC Design related experience, or Master’s degree in Electrical... 
    Senior
    Full time
    Temporary work
    Local area
    Flexible hours

    CISCO Systems

    San Jose, CA
    3 days ago
  • As a Senior ASIC Physical Design Engineer, you will execute synthesis, place-and-route, and static timing analysis for SoC partitions, working closely with RTL, architecture, and DFT teams. You will resolve timing, EM/IR, and physical verification issues, drive block-level... 
    Senior

    Arrow Electronics

    San Jose, CA
    3 days ago
  • $200k - $290k

     ...workloads with ultra high-speed inference.About The Role:As a senior front-end design engineer, you will be a key part of the world-class team designing...  ...Timing Analysis is a plus.Experience managing external ASIC vendor through product development cycle.Location: Sunnyvale... 
    Senior
    Remote work

    Cerebras Systems

    Sunnyvale, CA
    6 days ago
  • $168k - $264.5k

    NVIDIA is seeking ASIC Design Engineers with experience in agentic AI to help design and implement the world's leading SoC's and GPU's. As part of NVIDIA's "AI for chip design" team, you will have the opportunity to tap into the unlimited potential of AI and change the... 
    Senior
    Full time
    Work experience placement

    Nvidia

    Santa Clara, CA
    5 days ago
  • $156.4k - $253k

     ...outcomes. Job Summary About the Role Join our ASIC team and help deliver the digital logic...  ...firewall platforms. You will own module design from specification through silicon bring‑...  ...‑class verification and physical‑design engineers to hit aggressive performance, power, and... 
    Senior
    Full time
    Work at office

    Palo Alto Networks, Inc.

    Santa Clara, CA
    2 days ago
  •  ...Opportunity: In this leadership role, you will lead ASIC front-end physical design and associated engineering workflow development for Tensordyne’s multimodal...  ...generative AI inference acceleration products. As a valued senior member of our ASIC team, you will guide and assist... 
    Senior
    Full time
    Remote work
    Flexible hours

    Tensordyne

    Sunnyvale, CA
    1 day ago
  • $168k - $264.5k

     ...work. Come join the team and see how you can make a lasting impact on the world.NVIDIA is seeking best-in-class ASIC Verification Engineers to verify the design and implementation of the world’s leading inference accelerator. This position offers the opportunity to have... 
    Senior
    Full time

    Nvidia

    Santa Clara, CA
    3 days ago
  • $129.2k - $209k

     ...solving, stronger relationships, and the kind of precision that drives great outcomes.Job SummaryYour Career As a Design Verification engineer on the ASIC team, you will ensure that the ASICs in our groundbreaking next-generation firewall products meet or exceed industry... 
    Senior
    Full time
    Casual work
    Work at office

    Palo Alto Networks

    Santa Clara, CA
    5 days ago
  • NVIDIA Corporation in Santa Clara, CA, seeks ASIC Design Engineers with experience in agentic AI to design and implement world-leading SoCs and GPUs. Join the AI for chip design team and tap into AI's potential to transform chip design. You will develop RTL in Verilog,... 
    Senior

    NVIDIA Corporation

    Santa Clara, CA
    2 days ago
  • NVIDIA in Santa Clara, CA, seeks a Senior Digital Design Engineer for its NVLink Fusion AI infrastructure SoC team. You will analyze architectural...  .... A bachelor's or master's in EE/CE with 5+ years of relevant ASIC experience and experience with #J-18808-Ljbffr NVIDIA
    Senior

    NVIDIA

    Santa Clara, CA
    3 days ago
  • $200k - $300k

     ...Senior ASIC Design Verification Engineer Join Ethernovia's team to make a lasting impact on the future of packet processor-centric networking solutions to support the real-time sensor, Physical AI, and control data demands of software-defined autonomy across vehicles... 
    Senior
    Flexible hours

    Ethernovia

    San Jose, CA
    4 days ago
  • Palo Alto Networks, Inc. is seeking an experienced ASIC design professional to own frontend design from spec to silicon bring-up for our next‑gen firewall platforms. You will work with verification and physical‑design teams to hit aggressive performance, power, and schedule... 
    Senior

    Palo Alto Networks, Inc.

    Santa Clara, CA
    2 days ago
  • NVIDIA Corporation is seeking an ASIC Design Engineer for our Santa Clara, CA team. You will implement GPU sub-system modules, perform architectural trade-offs, and deliver fully verified RTL designs meeting timing and power goals. Requirements include a Master’s in Electrical... 
    Senior

    NVIDIA Corporation

    Santa Clara, CA
    2 days ago
  •  .... THE ROLE: You will contribute to the ASIC (chip) design for high-performance network chips: AINIC...  ..., Physical Design teams, and product engineers to achieve first pass silicon success.THE...  ...:A successful candidate will work with senior silicon design engineers. The candidate... 
    Senior

    AMD

    Santa Clara, CA
    4 days ago
  • $138k - $206k

     ...global leader whose innovative designs are pushing the boundaries of...  ...both hardware and software engineers to identify and address the unique...  ...GDSII, including synthesis, floorplanning, placement, clock tree...  ...timing closure — for complex ASIC/SoC designs.Proficiency with... 
    Senior
    Work at office
    Flexible hours
    Night shift

    Samsung Semiconductor

    San Jose, CA
    7 days ago
  • $250.6k - $362.6k

     ...Because full product development—from design to qualification to production—is...  ...triage, Congestion root-cause analysis, floorplan suggestions.Evaluate and benchmark...  ...QualificationsBachelor’s degree in Engineering and 15+ years of ASIC related experience, Master’s degree... 
    Full time
    Temporary work
    Local area
    Flexible hours

    CISCO Systems

    San Jose, CA
    3 days ago
  • $186k - $407k

     ...advance faster than ever.Principal ASIC Design EngineerAbout the RoleAt...  ...As the Principal ASIC Design Engineer, you will be the primary...  ...contributor on a deliberately small, senior team — united around the goal...  ...netlists, SDC constraints, floorplan guidance, and design intent... 
    Full time
    For contractors
    Local area
    Immediate start

    Micron

    San Jose, CA
    6 days ago
  • $163k - $236k

    Plan the verification of complex digital design blocks by understanding the design specification and interacting with design engineers to identify important verification scenarios...  ...logic at RTL using SystemVerilog/UVM for ASICs.Preferred qualifications:Master's degree or... 
    Senior
    Worldwide

    Google

    Sunnyvale, CA
    6 days ago
  • NVIDIA Corporation is seeking a Senior ASIC Floorplan Design Engineer to shape floorplans for leading GPUs and SoCs. You will work with architects, leads, and design teams to optimize area, timing, and power in early chip stages. The role requires a Master’s in a related... 
    Senior

    NVIDIA Corporation

    Santa Clara, CA
    2 days ago
  • $167.7k - $245.2k

     ..., and Wireless products. We design networking hardware for enterprises...  ...some of the most advanced ASICs in the industry.Your...  ...implementation, including hierarchical floorplanning, place and route, static...  ...’s Degree in Electrical Engineering with 6+ years of Physical Design... 
    Full time
    Temporary work
    Local area
    Worldwide
    Flexible hours

    CISCO Systems

    San Jose, CA
    5 days ago
  • $175k - $280k

     ...enabling human life on Mars.SR. SOC/ASIC PHYSICAL DESIGN ENGINEER (SILICON ENGINEERING)At SpaceX we’re...  ...implementation steps (e.g. synthesis, floorplanning, power/ground grid generation, place...  ...Pay range: Physical Design Engineer/Senior: $175,000.00 - $280,000.00/per year... 
    Senior
    Permanent employment
    Temporary work
    Worldwide
    Weekend work

    SpaceX

    Palo Alto, CA
    6 days ago
  • $135.9k - $201.13k

     ...thrive, learn, and lead. Your Team, Your ImpactAs a Senior Staff Digital ASIC Design Engineer at Marvell, you will join the DCE - Connectivity Business...  ...with STA and PNR teams to support timing closure, floorplanning, congestion analysis, and design optimizations across... 
    Senior
    Permanent employment
    Full time
    Internship
    Work from home

    Marvell

    Santa Clara, CA
    3 days ago
  • $150k - $220k

     ...orbit (LEO) space system that will fundamentally change the design, economics, manufacturing and service delivery associated...  ...enhance our overall quality of life. We are seeking a Senior ASIC Design Engineer to join our processor subsystem team, focused on the configuration... 
    Senior
    Full time
    Work at office
    Immediate start
    Visa sponsorship
    Night shift

    E-Space

    Saratoga, CA
    11 days ago
  • SpaceX is hiring a Senior RTL Design Engineer (Silicon Engineering) to develop next‑generation ASICs for Starlink. You will define micro‑architecture, implement RTL in Verilog/SystemVerilog, and drive synthesis, verification, and timing closure with a cross‑functional team... 
    Senior

    SpaceX

    Palo Alto, CA
    2 days ago

Do you want to receive more vacancies?

Subscribe and receive similar vacancies to Senior ASIC Floorplan Design Engineer. Be the first to apply!