Principal ASIC Design Verification Engineer

K2 is building the largest and highest‑power satellites ever flown, unlocking performance levels previously out of reach across every orbit. Backed by $450M from leading investors including Altimeter Capital, Redpoint Ventures, T. Rowe Price, Lightspeed Venture Partners, Alpine Space Ventures, and others – with an additional $500M in signed contracts across commercial and U.S. government customers – we’re mass‑producing the highest‑power satellite platforms ever built for missions from LEO to deep space. The rise of heavy‑lift launch vehicles is shifting the industry from an era of mass constraint to one of mass abundance, and we believe this new era demands a fundamentally different class of spacecraft. Engineered to survive the harshest radiation environments and to fully capitalize on today’s and tomorrow’s massive rockets, K2 satellites deliver unmatched capability at constellation scale and across multiple orbits. With multiple launches planned through 2026 and 2027, we’re Building Bigger to develop the solar system and become a Kardashev Type II (K2) civilization. The Role We are seeking a Principal ASIC Design Verification Engineer whose role will be to verify the functionality, performance, and robustness of our custom silicon designs. You will help define the verification approach, contribute to methodology, and work closely with architecture, RTL design, DFT, firmware, physical design, and silicon validation engineers. This is a hands‑on role with high ownership, deep technical engagement, and the opportunity to shape first‑generation silicon. Responsibilities Develop and execute verification plans for block‑level, subsystem‑level, and full‑chip environments. Build SystemVerilog/UVM test benches, including agents, monitors, scoreboards, checkers, and coverage models. Write SystemVerilog Assertions (SVA) and integrate formal verification where appropriate. Drive constrained‑random and directed testing strategies to validate functionality, corner cases, and stress scenarios. Run simulations, triage failures, drive root‑cause analysis, and collaborate with RTL designers to resolve issues. Implement and maintain functional coverage, code coverage, assertion coverage, and ensure coverage closure for sign‑off. Manage regression testing, simulation farms, and CI pipelines to ensure high test throughput and fast debug iterations. Participate in design reviews, microarchitecture discussions, and influence design‑for‑verification (DFV) best practices. Work closely with architecture, RTL design, DFT, firmware, physical design, and silicon validation engineers to ensure end‑to‑end coverage and test. Support silicon bring‑up and post‑silicon validation through test reuse, diagnostics, and debug analysis. Participate in ASIC team interviews. Drive advancement of DV methodologies and improvements. Manage external IP providers and verification partners when needed. Take lead on large and/or complex systems. Qualifications B.S. or M.S. in Electrical Engineering, Computer Engineering, or related field. 10+ years of experience in ASIC/SoC verification. Solid understanding of SystemVerilog, digital logic, RTL design, DFT, and hardware design and verification flows. Proficiency with several simulation (VCS, Xcelium, Questa), waveform debug (Verdi, SimVision), coverage tools, and scripting languages (ex: Python, Perl, TCL). Experience with test planning, UVM‑based testbench development, constrained‑random testing, functional coverage, and SystemVerilog assertions. Experience with regression management, coverage analysis, revision control (ex: Git), CI/CD automation, and gate‑level simulation. Experience with developing and integrating reference models. Experience with embedded processor‑based designs and firmware/bare metal coding (ex: C, C++). Understanding of many industry‑standard interfaces (ex: APB/AHB/AXI). Involvement in post‑silicon validation planning and execution. Nice to Have Experience with low power verification. Experience with analog behavioral models. Familiarity with physical design flows. Experience working in cross‑functional, geographically distributed teams. Experience in space, telecom, or RF/digital mixed systems is a plus. Compensation And Benefits Base salary range for this role is $190,000 – $285,000 + equity in the company. Salary will be based on several factors including, but not limited to: knowledge and skills, education, and experience level. Comprehensive benefits package including paid time off, medical/dental/vision coverage, life insurance, paid parental leave, and many other perks. Export Compliance As defined in the ITAR, “U.S. Persons” include U.S. citizens, lawful permanent residents (i.e., Green Card holders), and certain protected individuals (e.g., refugees/asylees, American Samoans). The person hired for this role will have access to information and items controlled by U.S. export control regulations, and must therefore either be a “U.S. person” as defined by 22 C.F.R. or otherwise eligible for a federally issued export control license. 120.15 or otherwise eligible for a federally issued export control license. Equal Opportunity K2 Space is an Equal Opportunity Employer; employment with K2 Space is governed on the basis of merit, competence and qualifications and will not be influenced in any manner by race, color, religion, gender, national origin/ethnicity, veteran status, disability status, age, sexual orientation, gender identity, marital status, mental or physical disability or any other legally protected status. #J-18808-Ljbffr K2 Space Corporation