Senior STA Physical Design Engineer - PnR & Signoff Expert
Astera Labs
Astera Labs is seeking a Senior Principal STA Physical Design Engineer to drive RTL-to-GDS sign-off for its connectivity ASICs used by major cloud providers and OEMs. On-site in San Jose, you will collaborate with RTL, verification, and frontend teams to ensure robust, scalable sign-off across complex designs.
You’ll bring deep PnR, timing, and EM-IR experience, with strong scripting skills and a track record of handling high-speed transceiver timing challenges in advanced nodes.
#J-18808-LjbffrVacancy posted 14 hours ago
Similar jobs that could be interesting for youBased on the Senior STA Physical Design Engineer - PnR & Signoff Expert in San Jose, CA vacancy
$207k - $230k
...requirements. Discover more at As an Astera Labs STA Physical Design Engineer, Senior Principa l you will play a crucial role in driving the... ...RTL to GDS ownership across design stages (Synthesis/PnR/ STA/Signoff) , deep technical expertise, and close collaboration with...SeniorFlexible hoursAstera Labs
San Jose, CA4 days ago$100k
...looking for contributors of all seniorities.Tenstorrent is seeking talented Physical Design Engineers to implement high-performance... ...(e.g. I3C, UART), signoff breadth (DRC/LVS, EM/IR, LEC/... ...What we needExecute synthesis, PNR, and STA for assigned partitions of a...SuggestedPermanent employmentTenstorrent
Santa Clara, CA4 days ago- ...Electronics seeks a Physcial Design Engineer to drive ASIC implementation... ..., executing synthesis, PNR and STA to meet tight schedules. You... ...and DFT engineers to resolve signoff issues and ensure power integrity... ...role requires 7+ years in physical design, SoC experience, and...Senior
Arrow ECS
San Jose, CA12 hours ago $220k - $270k
...stacked photonics engine, Passage™, capable... ...impact, and being an expert in your craft,... ...Role We are hiring a Physical Design Timing Engineer to... ...development, STA and timing closure... ...closure, and tapeout signoff. Responsibilities... ...synthesis, along with PnR and chip timing...SeniorFull timeFlexible hours- Normal Computing is seeking a seasoned Physical Design Engineer to own end-to-end silicon realization at Mountain View, CA. You will drive floorplanning... ...architecture teams to ensure feasibility. You will manage signoff, DRC/LVS, and tapeout readiness, delivering tapeout-proven...Senior
$163k - $236k
Participate in the physical design of complex blocks.Contribute... ...degree in Electrical Engineering, Computer Engineering,... ...timing analysis (STA), with an understanding... ...with Synopsys/Cadence PnR tools.Experience with... ...Floorplan, and full-chip Signoff teams. Additionally, you...SeniorWorldwideGoogle
Sunnyvale, CA6 days ago$138k - $206k
...leader whose innovative designs are pushing the boundaries... ...both hardware and software engineers to identify and address... ...policy.What You’ll DoOwn the physical implementation of memory-... ...static timing analysis (STA), constraint development, and signoff, resolving setup/hold...SeniorWork at officeFlexible hoursNight shiftSamsung Semiconductor
San Jose, CA7 days ago$237k - $356k
...Ampere is a semiconductor design company for a new era... ...is seeking a Senior Principal Design Engineer specializing in Static Timing Analysis (STA) and timing methodology... ...deep expertise in STA, physical design, timing... ...methodology definition through signoff and silicon readiness...SeniorLocal areaAmpere Computing LLC
Santa Clara, CA2 hours ago- Synopsys, Inc. seeks an experienced ASIC physical design engineer to drive timing closure for advanced-node designs and lead signoff readiness across block, subsystem, and full-chip implementations. You will build repeatable design flows using TCL, Python, and Perl, and...Senior
$168k - $264.5k
...are seeking an innovative Senior STA Signoff Methodology Engineer to help drive sign-off strategies... ...timing.Develop STA and PNR flows and recommendations... ..., and other advanced-node physical effects.Collaborate with technology leads, physical-design engineers, and timing...SeniorFull timeNvidia
Santa Clara, CA6 days ago- Position:Physical Design Engineer II (eInfochips Inc)Job Description:What You'll Be Doing:Execute synthesis, PNR, and STA for assigned partitions of ASIC chip adhering to strict schedules... ...engineers to resolve implementation and signoff issues across your blocks.Help close...Full timeWork at office
Arrow ECS
San Jose, CA8 days ago $100k
...for contributors of all seniorities.We’re looking for a Timing Engineer to join our silicon team.... ...complex, high-performance designs. You’ll collaborate closely with logic, DFT, and physical design teams to debug constraints... ...You AreExperienced in STA and passionate about...Permanent employmentTenstorrent
Santa Clara, CA8 days ago$100k
...contributors of all seniorities.Tenstorrent is looking for a Physical Design CPU Methodology Engineer who defines and drives... ...automation strategy, and signoff infrastructure for... ..., CTS, extraction, STA, SI, EM/IR, and physical... ...begin synthesis and PnR of CPU partitions,...Permanent employmentRemote workTenstorrent
Santa Clara, CA5 days ago$163k - $236k
...Performance, and Area (PPA) designs.Manage full-chip level physical implementation.Define and... ...'s degree in Electrical Engineering or equivalent practical experience... ...in one or more synthesis/PnR tools (e.g., Genus,... ...including Static Timing Analysis (STA) and sign-off...SeniorWorldwideGoogle
Mountain View, CA7 days ago$168k - $264.5k
...can make a lasting impact on the world.We are looking for a physical design engineer to be a part of NVIDIA’s physical design (PD) methodology team... ...efficient setup and hold optimizationStrong background in STA, extraction, timing and RC correlationExperience in low power...SeniorFull timeRemote workNvidia
Santa Clara, CA8 days ago$136k - $218.5k
...inventiveness and intelligence.We are now looking for a motivated Senior ASIC Physical Design Engineer, Netlisting to join our dynamic and growing team. If you... ...experience in full-chip/sub-chip Static Timing Analysis (STA), timing constraints generation and management, and...SeniorFull timeShift workNvidia
Santa Clara, CA9 days ago$136k - $218.5k
...impact on the world.We are now looking for a motivated Senior Physical Design and Timing Engineer to join our dynamic and growing team. If you want to... ...clock-tree synthesis, routing, physical optimization, signoff, and ECOs.Demonstrated success improving power, performance...SeniorFull timeNvidia
Santa Clara, CA5 days ago$164.47k - $232.19k
...better brings. We work every single day to design and manufacture silicon products that... ....The Role and Impact:As a GPU Physical Design Engineer, you will play a critical role in the... ...tree synthesis.Conduct verification and signoff tasks, such as static timing analysis,...SeniorFull timeInternshipLocal areaImmediate startWorldwideShift workIntel
Santa Clara, CA6 days ago- ...Technologies group, you’ll help design and manufacture our... ...a mix of strategic engineering along with hands-on experience in physical design and large chip... ...different domains like top, STA, block PnR. Lead and resolve... ...and physical signoff. ~ Work with FE teams...Temporary work
Apple Inc.
Santa Clara, CA4 days ago - ...Lumilens is seeking a Senior Physical Design Engineer to join our silicon design team, developing high‑performance ASICs on 5nm and 3nm TSMC nodes.... ...closure for ultra‑high‑speed designs. Collaborate with RTL, STA, IP, and verification teams to solve advanced...Senior
Lumilens
San Jose, CA3 days ago - ...to scalable photonic engines, Lumilens is unlocking... ...Every line of code, every design decision, every... ...We are seeking a Senior Physical Design Engineer to join... ...work closely with RTL, STA, IP, and verification... ...placement and routing. # Signoff and Tape out: Perform...Senior
Lumilens
San Jose, CA4 days ago $143.1k - $264.2k
...SoC Physical Design Engineer, PnR job at Apple Inc.. Sunnyvale, CA. Imagine what you could do here! At Apple, new ideas have a way of becoming extraordinary... ..., physical and electrical verification and driving the signoff closure for the partitions. Resolve and improve design and...RelocationApple
Sunnyvale, CA3 days ago- ...Responsibilities: Execute synthesis, PNR, and STA for assigned partitions... ...to strict schedules and design goals. Work closely with... ...RTL designers, and DFT engineers to resolve implementation and signoff issues across your... ...EM/IR, drive LEC and physical verification signoff for...
Einfochips
San Jose, CA5 days ago $200k - $220k
...Staff / Senior Staff Physical Design Engineer Bolt Graphics is a semiconductor startup based in Sunnyvale,... ...floorplanning, placement, CTS, routing, and signoff Drivetiming closure(setup/hold)... ...multiple PVT corners using advanced STA methodologies (OCV/POCV) Perform...SeniorWork at officeBolt Graphics
Sunnyvale, CA11 hours ago- ...Physical Design Methodology CAD Engineer Do you love creating elegant solutions to highly... ...tools for implementation and signoff. Creating flows to... ...and static timing analysis (STA). Working directly with... ...knowledge of industry standard PNR tools. Expertise in...
Apple Inc.
Santa Clara, CA4 days ago $250.6k - $362.6k
...team of creative experts, bringing our unique... ...development—from design to qualification to... ...with physical design teams to identify... ...reduction.Build agentic PnR workflows where Claude... ...interpret STA timing reports, DRC... ...QualificationsBachelor’s degree in Engineering and 15+ years of...Full timeTemporary workLocal areaFlexible hoursCISCO Systems
San Jose, CA8 days ago$150.4k - $277.6k
...SoC Physical Design Engineer - Power Delivery Imagine what you could do here! At Apple, new ideas have a way of becoming extraordinary... ...). Understanding of industry standard tools for PNR, Voltage Drop Analysis, STA & Layout Verification. Preferred Qualifications...RelocationApple Inc.
San Jose, CA4 days ago$160k - $220k
...the Role Join our Physical Design (SoC Integration) team... ...Staff Physical Design Engineer, you will lead physical... ...placement, CTS, routing, and signoff. You will work closely... ...extraction and STA results Own physical... ...tapeout success ~ Expert-level proficiency in synthesis...SeniorSK hynix memory solutions America Inc.
San Jose, CA17 days ago$185k - $240k
...infrastructure. As a Principal Physical Design Engineer, you will own the backend... ...floorplan, timing, power, and signoff decisions that directly... ...design methodology, mentor senior engineers, and partner closely... ...Drive multi-mode multi-corner STA closure, low-power implementation...Flexible hoursAstera Labs
San Jose, CA3 days ago$100k
...looking for contributors of all seniorities.Tenstorrent is seeking a talented Physical Design Engineer to implement high-performance... ...proven experience in synthesis, PnR, and timing closure on taped-out... ...architecture through final signoff.What You Will LearnHow to implement...Permanent employmentTenstorrent
Santa Clara, CA7 days ago
Do you want to receive more vacancies?
Subscribe and receive similar vacancies to Senior STA Physical Design Engineer - PnR & Signoff Expert. Be the first to apply!
Related searches
- data center design engineer San Jose, CA
- ic design engineer San Jose, CA
- chief design engineer San Jose, CA
- vlsi design engineer San Jose, CA
- system design engineer San Jose, CA
- digital design engineer San Jose, CA
- senior product design engineer San Jose, CA
- senior manager product engineering San Jose, CA
- senior design verification engineer San Jose, CA
- product engineer San Jose, CA