Sign up to access all features of our service.
  • Job search
  • Favorites
  • Create a CV
    New
  • Salaries
  • Subscriptions

Senior Physical Design Methodology Engineer, Innovus Flows

$168k - $264.5k

NVIDIA

NVIDIA has been transforming computer graphics, PC gaming, and accelerated computing for more than 25 years. It’s a unique legacy of innovation that’s fueled by great technology—and amazing people. Today, we’re tapping into the unlimited potential of AI to define the next era of computing. An era in which our GPU acts as the brains of computers, robots, and self-driving cars that can understand the world. Doing what’s never been done before takes vision, innovation, and the world’s best talent. As an NVIDIAN, you’ll be immersed in a diverse, supportive environment where everyone is inspired to do their best work. Come join the team and see how you can make a lasting impact on the world.We are looking for a physical design engineer to be a part of NVIDIA’s physical design (PD) methodology team driving innovation in PD across all of NVIDIA's products – Datacenter AI, HPC, Networking, Robotics, Autonomous driving, gaming and more. As the cadence of NVIDIA’s chip cycle shortens, it poses new challenges for physical design teams to not only deliver the best PPA on the chips, but to also do it at scale, in the shortest possible time. Your work in physical design methodology directly enables our speed to market in delivering industry’s leading chip hardware. This role provides a unique opportunity to innovate at the cutting edge of process technology, EDA tools, and PD flows through collaboration with RTL, synthesis, DFT, foundry, timing other cross functional teams to push the limits of physical design at scale.What you'll be doing:Developing innovative physical design methodologies for implementation of GPU, CPU, Network processors and SOC, with emphasis on PPA (Power, Performance, Area) and runtime improvement of the physical design flow on advanced technology nodesWork with internal and external partners to drive tool and methodology improvements to deliver best-in-class PPA solutions across all our product linesUse AI/ML approaches to CAD to improve design performance and turnaround time, while improving efficiency and productivity of designersWhat we need to see:MS in Electrical or Computer Engineering (or equivalent experience)Minimum 7 years of experience in Physical Design; emphasis on methodology and flow development is highly preferredProven track record of PPA improvement on high performance and low power designs in advanced technology nodesStrong understanding of physical design optimization and routing methodologies at place, cts, route and postroute, especially power and area efficient setup and hold optimizationStrong background in STA, extraction, timing and RC correlationExperience in low power design with UPF, and use of FSDB/SAIFs for power optimizationSolid understanding of EM and IR analysis and closureUnderstanding of synthesis, hierarchical design, pinning and budgeting flowsExperience with power distribution networks, Design for Yield and Manufacturability and thermal managementExpertise and in-depth knowledge of industry standard EDA tools and proficiency in programming and scripting languages, such as TCL, Perl, Python, and C++Ways to stand out from the crowd:Experience applying ML models, LLMs, and agentic AI techniques to EDA/PD problems (analytics, prediction, optimization)Proficiency with data analysis/ML libraries (e.g., NumPy, SciPy, scikit-learn, PyTorch, etc.)Proficiency in Cadence EDA tool suite – Innovus/genus/tempus/quantus/joules etc.NVIDIA is widely considered to be one of the technology world’s most desirable employers. And due to outstanding growth, our teams are rapidly growing. Are you passionate about becoming a part of a best-in-class team supporting the latest in GPU and AI technology? If so, we want to hear from you!Your base salary will be determined based on your location, experience, and the pay of employees in similar positions. The base salary range is 168,000 USD - 264,500 USD for Level 4, and 196,000 USD - 310,500 USD for Level 5.You will also be eligible for equity and benefits.Applications for this job will be accepted at least until August 8, 2026.This posting is for an existing vacancy. NVIDIA uses AI tools in its recruiting processes.NVIDIA is committed to fostering an inclusive work environment and proud to be an equal opportunity employer. As we highly value diversity in our current and future employees, we do not discriminate (including in our hiring and promotion practices) on the basis of race, religion, color, national origin, gender, gender expression, sexual orientation, age, marital status, veteran status, disability status or any other characteristic protected by law.SummaryLocation: US, CA, Santa Clara; US, TX, Austin; US, TX, Remote; US, CA, RemoteType: Full time

Vacancy posted 13 hours ago
Similar jobs that could be interesting for youBased on the Senior Physical Design Methodology Engineer, Innovus Flows in Santa Clara, CA vacancy
  • $168k - $264.5k

     ...impact on the world.NVIDIA is looking for best-in-class Senior Physical Design Methodology Engineer, PPA Fusion Compiler to join our outstanding Networking...  ...with ML-based solutionsParticipate in developing flow and tool methodologies for P&R, timing analysis and closure... 
    Senior
    Full time

    Nvidia

    Santa Clara, CA
    13 hours ago
  • $141.91k - $200.34k

     ...Description: About the RoleJoin the Design Technology Platform (DTP)...  ...to the development of physical design methodologies and drive full-chip SoC...  ...verification toolsWorking with tool/flow owners and vendors for...  ...'s degree in electrical engineering or related field with minimum... 
    Senior
    Full time
    Work experience placement
    Local area
    Immediate start
    Shift work

    Intel

    Santa Clara, CA
    1 day ago
  • $2,000 per month

     ...frontier intelligence. We co-design chips, racks, software...  ...staffed by leading engineers, Etched is redefining...  ...clusters. As a Physical Design Methodology Engineer, you will architect our PD flow from first principles....  ...Experience with Cadence (Innovus, Genus) or Synopsys (... 
    Suggested
    Work at office
    Relocation package

    Etched

    San Jose, CA
    8 days ago
  • $168k - $264.5k

    We are now looking for a Senior Physical Design Engineer. NVIDIA has continuously reinvented itself over...  ...in establishing physical design methodologies, flow automation, chip floorplan, power/clock...  ...(ICC2/DC/PT/STAR-RC/ICV),Cadence (Innovus, Tempus, SeaHawk ) and Mentor... 
    Senior
    Full time

    Nvidia

    Santa Clara, CA
    13 hours ago
  • $138k - $206k

     ...leader whose innovative designs are pushing the...  ...hardware and software engineers to identify and address...  ...What You’ll DoOwn the physical implementation of...  ...physical implementation flows and methodologies using Tcl/Python scripting...  .../ICC2, Cadence Innovus, PrimeTime, and StarRC... 
    Senior
    Work at office
    Flexible hours
    Night shift

    Samsung Semiconductor

    San Jose, CA
    3 days ago
  •  ...logistics, data center design and construction...  ...specialized Senior Design Engineer with deep...  ...capabilities and design methodologies to join our ASIC...  ..., optimizing flows, and pushing the...  ...performance. Physical Design...  ...utilizing Cadence Innovus or OpenROAD, focusing... 
    Senior
    Full time
    Local area

    Bitdeer Technologies Group

    San Jose, CA
    a month ago
  • $136k - $218.5k

     ...current EDA. NVIDIA's interposer designs are among the most complex...  ...small group of high-impact engineers who define how that design...  ...requires you to build flows and methodologies that automates interposer design...  ...with interposer and IC physical design.Strong expertise in... 
    Senior
    Full time

    Nvidia

    Santa Clara, CA
    2 days ago
  • Qualcomm Atheros, Inc. is seeking a physical design engineer to join our Connectivity SoC team. You will...  ...to the complete physical design flow for complex, high‑speed, low‑power designs...  .../TCL, and familiarity with Cadence Innovus and Synopsys Fusion Compiler. #J-1880... 
    Senior

    Qualcomm

    Santa Clara, CA
    4 days ago
  • $82.08k - $193.44k

     ...At Capgemini Engineering, the world leader in engineering...  ...considering As a Physical Design Engineer , you will...  ...industry-leading methodologies and tools. Your role...  ...knowledge of physical design flows, including floor...  ...and skills, Seniority and performance, Market... 
    Senior
    Full time
    Local area

    Capgemini

    Santa Clara, CA
    24 days ago
  • $210.6k - $305.1k

     ...development—from design to qualification...  ...hierarchical implementation flow, including...  ...power integrity, physical verification and...  ...tool flows and methodologies, identifying efficiency...  ...in Electrical Engineering with 12 + years...  ...EDA tools like Innovus, Tempus/Primetime... 
    Senior
    Full time
    Temporary work
    Local area
    Flexible hours

    CISCO Systems

    San Jose, CA
    2 days ago
  • $100k

     ...looking for contributors of all seniorities.Tenstorrent is seeking an Physical Design Engineer to lead cross-functional...  ...develop end-to-end RTL-to-GDS methodologies across advanced nodes, with a strong...  ...into production physical design flows, creating custom CAD tools and... 
    Permanent employment

    Tenstorrent

    Santa Clara, CA
    2 days ago
  • $256.05k - $361.48k

     ...products and delighting our customers.The Physical Design Integration Engineer performs physical design...  ...aspects of the CPU physical design flow including synthesis, place and route...  ...and improvement of physical design methodologies and flow automation.ResponsibilitiesThe... 
    Senior
    Full time
    Work experience placement
    Local area
    Immediate start
    Flexible hours
    Shift work

    Intel

    Santa Clara, CA
    13 hours ago
  • $136k - $218.5k

     ...CPU Cache Coherent Interconnects Design Team, you will be responsible for the physical design of CPU on-chip interconnect...  ...:Master’s Degree in Electrical Engineering, Computer Engineering or Computer...  ...deep understanding of ASIC design flow including RTL design and verification... 
    Senior
    Full time

    Nvidia

    Santa Clara, CA
    2 days ago
  • $136k - $218.5k

     ...inventiveness and intelligence.We are now looking for a motivated Senior ASIC Physical Design Engineer, Netlisting to join our dynamic and growing team. If you...  ...block or full-chip level, at project execution and/or flow development.Strong experience in full-chip/sub-chip... 
    Senior
    Full time
    Shift work

    Nvidia

    Santa Clara, CA
    1 day ago
  • Position:Physical Design Engineer II (eInfochips Inc)Job Description:What You'll...  ...in coordination with methodology owners.Partner with the design...  ...checking (LEC).Troubleshoot flow issues and collaborate with...  ...Automation (EDA) tools such as Innovus, Tempus, and Quantus, as... 
    Full time
    Work at office

    Arrow ECS

    San Jose, CA
    13 hours ago
  • $183k - $247.6k

    Annapurna Labs designs silicon and software that accelerates...  ...looking for an ASIC Physical Design Engineer to help us trail-...  ...and integration methodologies using industry-standard...  ...nodes- Design Flow Knowledge: Understanding...  ...chip-top/subsystems (FC/Innovus)- Expert knowledge of... 
    Local area
    Flexible hours

    Amazon

    Cupertino, CA
    4 days ago
  • $100k

     ...contributors of all seniorities.Tenstorrent is seeking a SoC Physical Design Verification Engineer to drive full-chip signoff...  ...verification flows.A collaborative team...  ..., ICV, Pegasus, FC, Innovus, etc.).Proven expertise...  ...verification methodologies and flow optimization... 
    Permanent employment

    Tenstorrent

    Santa Clara, CA
    8 hours ago
  • $100k

     ...contributors of all seniorities.Tenstorrent is seeking talented Physical Design Engineers to implement high-performance...  ...implementation flow from synthesis to...  ...industry-standard tools (Innovus, PrimeTime, RedHawk)...  ...optimization techniques and methodologies for next-generation... 
    Permanent employment

    Tenstorrent

    Santa Clara, CA
    13 hours ago
  • Title : Physical Design Engineer Duration: Full time Location: Mountain View C...  ...constraints (SDC) and STA signoff methodologies. • Perform EMIR (...  ...in Physical Design and PnR flow. • Hands-on expertise in: o...  ...ICC2 o Primetime o Cadence Innovus (optional) o RedHawk / Voltus... 
    Full time

    Apolis

    Santa Clara, CA
    3 days ago
  • $120k - $220k

     ...fundamentally change the design, economics,...  ...highly experienced Senior Physical Design Engineer to join our ASIC implementation...  ...design scripts, flows, and automation in...  ...to physical design methodology development and mentor...  ...in Cadence Innovus, with broad familiarity... 
    Senior
    Full time
    Work at office
    Immediate start
    Visa sponsorship
    Night shift

    E-Space

    Saratoga, CA
    25 days ago
  • NVIDIA Corporation in Santa Clara, CA is seeking a Senior CPU Design Methodology Engineer to lead system-level methodologies for SOC creation and front...  ..., automate RTL integration, and collaborate with ASIC, Physical Design, CAD, and Software teams. The role requires a... 
    Senior

    NVIDIA Corporation

    Santa Clara, CA
    3 days ago
  • $163k - $236k

     ...area trade-offs.Own block and IP-level physical design implementations from synthesis through...  ...qualifications:Bachelor's degree in Electrical Engineering, Computer Engineering, Computer Science...  ...for QoR metrics.Understanding of EMIR flows, power grid design, and design... 
    Senior
    Worldwide

    Google

    Mountain View, CA
    8 hours ago
  • $136k - $218.5k

    NVIDIA is looking for a Senior SOC Design Engineer to join our SOC Design team!...  ...with experts in ASIC design, Physical design, CAD, Package...  ...SOCsDevelop and refine system-level methodologies and tools for efficient...  ...-standard EDA tools and flows, especially for large-... 
    Senior
    Full time

    Nvidia

    Santa Clara, CA
    13 hours ago
  • $196k - $310.5k

    We are now looking for a Senior ASIC Floorplan Design Engineer!NVIDIA is seeking a talented ASIC Floorplan...  ...with architects, design leads, physical design leads and package leads, you...  ...with CAD and physical design methodologies (flow and tool development), chip floorplan... 
    Senior
    Full time

    Nvidia

    Santa Clara, CA
    4 days ago
  • $183k - $247.6k

     ...their cloud services. We are seeking an experienced Sr. Physical Design STA Engineer to build the next generation of our cloud server platforms...  ...today. Key job responsibilities • Develop & maintain flows for block and full-chip level static timing analysis •... 
    Senior
    Full time
    Local area
    Flexible hours

    Annapurna Labs (U.S.) Inc.

    Cupertino, CA
    13 hours ago
  • $154.68k - $231.7k

     ...from architecture and design all the way through layout...  ...ramp up.The SubSystem Physical Implementation Center...  ...generation physical design methodologies and automation flows for Complex...  ...hardening Working with Senior and Junior engineers to deliver reference floorplan... 
    Permanent employment
    Full time
    Internship
    Work from home
    Relocation

    Marvell

    Santa Clara, CA
    3 days ago
  • $164.47k - $311.89k

    Job Details:Job Description: As a Physical Design Timing Engineer, you will play a pivotal role in shaping...  ...-power solutions while developing methodologies that enhance efficiency and operational...  ...and logic design teams to develop flows for chip integration and validate... 
    Full time
    Internship
    Local area
    Immediate start
    Shift work

    Intel

    Santa Clara, CA
    2 days ago
  • $140k - $229.8k

     ...Technologies, Inc.Job Area:Engineering Group, Engineering Group > ASICS...  ...candidates for several physical design engineering positions in our...  ...the complete Physical Design Flow and deliveries of complex, high...  ...tool experience on Cadence Innovus and/or Synopsys Fusion... 
    Work experience placement
    Work from home

    Qualcomm

    Santa Clara, CA
    13 hours ago
  • $100k

     ...contributors of all seniorities.We’re looking for a Timing Engineer to join our...  ...high-performance designs. You’ll collaborate...  ...with logic, DFT, and physical design teams to debug...  ...scripts and methodologies that improve timing...  ...support automation and flow development.... 
    Permanent employment

    Tenstorrent

    Santa Clara, CA
    13 hours ago
  • $168k - $264.5k

    We are now looking for a Senior CPU Design Methodology Engineer!The complexity of chip development has greatly...  ...interact directly with unit-level ASIC, Physical Design, CAD, Package Design,...  ..., System-On-Chip design/integration flow, and design automationStrong coding... 
    Full time
    Remote work

    Nvidia

    Santa Clara, CA
    3 days ago

Do you want to receive more vacancies?

Subscribe and receive similar vacancies to Senior Physical Design Methodology Engineer, Innovus Flows. Be the first to apply!