Sign up to access all features of our service.
  • Job search
  • Favorites
  • Create a CV
    New
  • Salaries
  • Subscriptions

Senior Physical Design Methodology Engineer, Innovus Flows

$168k - $264.5k

NVIDIA

NVIDIA has been transforming computer graphics, PC gaming, and accelerated computing for more than 25 years. It’s a unique legacy of innovation that’s fueled by great technology—and amazing people. Today, we’re tapping into the unlimited potential of AI to define the next era of computing. An era in which our GPU acts as the brains of computers, robots, and self-driving cars that can understand the world. Doing what’s never been done before takes vision, innovation, and the world’s best talent. As an NVIDIAN, you’ll be immersed in a diverse, supportive environment where everyone is inspired to do their best work. Come join the team and see how you can make a lasting impact on the world.We are looking for a physical design engineer to be a part of NVIDIA’s physical design (PD) methodology team driving innovation in PD across all of NVIDIA's products – Datacenter AI, HPC, Networking, Robotics, Autonomous driving, gaming and more. As the cadence of NVIDIA’s chip cycle shortens, it poses new challenges for physical design teams to not only deliver the best PPA on the chips, but to also do it at scale, in the shortest possible time. Your work in physical design methodology directly enables our speed to market in delivering industry’s leading chip hardware. This role provides a unique opportunity to innovate at the cutting edge of process technology, EDA tools, and PD flows through collaboration with RTL, synthesis, DFT, foundry, timing other cross functional teams to push the limits of physical design at scale.What you'll be doing:Developing innovative physical design methodologies for implementation of GPU, CPU, Network processors and SOC, with emphasis on PPA (Power, Performance, Area) and runtime improvement of the physical design flow on advanced technology nodesWork with internal and external partners to drive tool and methodology improvements to deliver best-in-class PPA solutions across all our product linesUse AI/ML approaches to CAD to improve design performance and turnaround time, while improving efficiency and productivity of designersWhat we need to see:MS in Electrical or Computer Engineering (or equivalent experience)Minimum 7 years of experience in Physical Design; emphasis on methodology and flow development is highly preferredProven track record of PPA improvement on high performance and low power designs in advanced technology nodesStrong understanding of physical design optimization and routing methodologies at place, cts, route and postroute, especially power and area efficient setup and hold optimizationStrong background in STA, extraction, timing and RC correlationExperience in low power design with UPF, and use of FSDB/SAIFs for power optimizationSolid understanding of EM and IR analysis and closureUnderstanding of synthesis, hierarchical design, pinning and budgeting flowsExperience with power distribution networks, Design for Yield and Manufacturability and thermal managementExpertise and in-depth knowledge of industry standard EDA tools and proficiency in programming and scripting languages, such as TCL, Perl, Python, and C++Ways to stand out from the crowd:Experience applying ML models, LLMs, and agentic AI techniques to EDA/PD problems (analytics, prediction, optimization)Proficiency with data analysis/ML libraries (e.g., NumPy, SciPy, scikit-learn, PyTorch, etc.)Proficiency in Cadence EDA tool suite – Innovus/genus/tempus/quantus/joules etc.NVIDIA is widely considered to be one of the technology world’s most desirable employers. And due to outstanding growth, our teams are rapidly growing. Are you passionate about becoming a part of a best-in-class team supporting the latest in GPU and AI technology? If so, we want to hear from you!Your base salary will be determined based on your location, experience, and the pay of employees in similar positions. The base salary range is 168,000 USD - 264,500 USD for Level 4, and 196,000 USD - 310,500 USD for Level 5.You will also be eligible for equity and benefits.Applications for this job will be accepted at least until September 6, 2026.This posting is for an existing vacancy. NVIDIA uses AI tools in its recruiting processes.NVIDIA is committed to fostering an inclusive work environment and proud to be an equal opportunity employer. As we highly value diversity in our current and future employees, we do not discriminate (including in our hiring and promotion practices) on the basis of race, religion, color, national origin, gender, gender expression, sexual orientation, age, marital status, veteran status, disability status or any other characteristic protected by law.SummaryLocation: US, CA, Santa Clara; US, TX, Austin; US, TX, Remote; US, CA, RemoteType: Full time

Vacancy posted 1 day ago
Similar jobs that could be interesting for youBased on the Senior Physical Design Methodology Engineer, Innovus Flows in Santa Clara, CA vacancy
  • $2,500 per month

     ...frontier intelligence. We co-design chips, racks, software...  ...staffed by leading engineers, Etched is redefining...  ...clusters. As a Physical Design Methodology Engineer, you will architect our PD flow from first principles....  ...Experience with Cadence (Innovus, Genus) or Synopsys (... 
    Suggested
    Work at office
    Relocation package

    Etched

    San Jose, CA
    29 days ago
  • $168k - $264.5k

     ...impact on the world.NVIDIA is looking for best-in-class Senior Physical Design Methodology Engineer, PPA Fusion Compiler to join our outstanding Networking...  ...with ML-based solutionsParticipate in developing flow and tool methodologies for P&R, timing analysis and closure... 
    Senior
    Full time

    Nvidia

    Santa Clara, CA
    1 day ago
  •  ...logistics, data center design and construction...  ...specialized Senior Design Engineer with deep...  ...capabilities and design methodologies to join our ASIC...  ..., optimizing flows, and pushing the...  ...performance. Physical Design...  ...utilizing Cadence Innovus or OpenROAD, focusing... 
    Senior
    Full time
    Local area

    Bitdeer Technologies Group

    San Jose, CA
    more than 2 months ago
  • $82.08k - $193.44k

     ...At Capgemini Engineering, the world leader in engineering...  ...considering As a Physical Design Engineer , you will...  ...industry-leading methodologies and tools. Your role...  ...knowledge of physical design flows, including floor...  ...and skills, Seniority and performance, Market... 
    Senior
    Full time
    Local area

    Capgemini

    Santa Clara, CA
    a month ago
  • $168k - $264.5k

    We are now looking for a Senior Physical Design Engineer. NVIDIA has continuously reinvented itself over...  ...in establishing physical design methodologies, flow automation, chip floorplan, power/clock...  ...(ICC2/DC/PT/STAR-RC/ICV),Cadence (Innovus, Tempus, SeaHawk ) and Mentor... 
    Senior
    Full time

    Nvidia

    Santa Clara, CA
    1 day ago
  • $138k - $206k

     ...leader whose innovative designs are pushing the...  ...hardware and software engineers to identify and address...  ...What You’ll DoOwn the physical implementation of...  ...physical implementation flows and methodologies using Tcl/Python scripting...  .../ICC2, Cadence Innovus, PrimeTime, and StarRC... 
    Senior
    Work at office
    Flexible hours
    Night shift

    Samsung Semiconductor

    San Jose, CA
    9 hours ago
  • $183k - $247.6k

     ...Annapurna Labs designs silicon and software that...  ...looking for an ASIC Physical Design Engineer to help us trail-blaze...  ...verification and integration methodologies using industry-...  ...technology nodes ~ Design Flow Knowledge:...  ...chip-top/subsystems (FC/Innovus) ~ Expert knowledge... 
    Local area
    Flexible hours

    Annapurna Labs

    Cupertino, CA
    2 days ago
  • $87.4k - $165k

     ...Position: Physical Design Engineer II (IC) Job Description: Job Responsibilities...  ...in coordination with methodology owners. Partner with...  ...(LEC). Troubleshoot flow issues and collaborate with...  ...(EDA) tools such as Innovus, Tempus, and Quantus, as well... 
    Hourly pay
    Full time
    Work experience placement

    Arrow ECS

    San Jose, CA
    2 days ago
  • $168k - $264.5k

     ...current EDA. NVIDIA's interposer designs are among the most complex...  ...small group of high-impact engineers who define how that design...  ...requires you to build flows and methodologies that automates interposer design...  ...with interposer and IC physical design.Strong expertise in... 
    Senior
    Full time

    Nvidia

    Santa Clara, CA
    3 days ago
  • $100k

     ...our team and looking for contributors of all seniorities.Tenstorrent is looking for a Physical Design CPU Methodology Engineer who defines and drives the implementation methodology...  ...design methodology, automation, or CAD flows and are highly skilled in Tcl, Python, Perl,... 
    Permanent employment
    Remote work

    Tenstorrent

    Santa Clara, CA
    2 days ago
  • $100k

     ...looking for contributors of all seniorities.Tenstorrent is seeking an Physical Design Engineer to lead cross-functional...  ...develop end-to-end RTL-to-GDS methodologies across advanced nodes, with a strong...  ...into production physical design flows, creating custom CAD tools and... 
    Permanent employment

    Tenstorrent

    Santa Clara, CA
    8 days ago
  • $180k - $220k

     ...Physical Design - Cad LeadEfficient is developing the world's most energy...  ...is seeking a CAD Lead - PD flows/infrastructure to join our growing...  ...in a newly formed hardware engineering group and is the seed hire...  ...and develop PD flows, methodology for state of the art finfet... 

    Efficient Computer Service LLC

    San Jose, CA
    2 days ago
  • $136k - $218.5k

     ...CPU Cache Coherent Interconnects Design Team, you will be responsible for the physical design of CPU on-chip interconnect...  ...:Master’s Degree in Electrical Engineering, Computer Engineering or Computer...  ...deep understanding of ASIC design flow including RTL design and verification... 
    Senior
    Full time

    Nvidia

    Santa Clara, CA
    3 days ago
  • $136k - $218.5k

     ...inventiveness and intelligence.We are now looking for a motivated Senior ASIC Physical Design Engineer, Netlisting to join our dynamic and growing team. If you...  ...block or full-chip level, at project execution and/or flow development.Strong experience in full-chip/sub-chip... 
    Senior
    Full time
    Shift work

    Nvidia

    Santa Clara, CA
    2 days ago
  •  ...Job Title: Physical Design Engineer Location: San Jose CA Contract We are seeking a Physical...  ...and refine floorplans using Cadence Innovus Collaborate closely with RTL teams to...  ...address timing bottlenecks early in the flow to improve convergence Preferred... 
    Contract work
    For contractors

    Lorven technologies

    San Jose, CA
    3 days ago
  • $100k

     ...looking for contributors of all seniorities. Tenstorrent is seeking  a highly skilled Physical Design Engineer to drive the critical Die-to...  ...in full physical design flow with a specific focus on closing...  ...maintain physical design methodologies, flows, and automation... 
    Permanent employment
    Full time
    Remote work

    Tenstorrent

    Santa Clara, CA
    9 days ago
  • $100k

     ...looking for contributors of all seniorities. As a Senior Chiplet Physical Design Engineer at Tenstorrent, you will work on...  ...mentoring others and influencing methodology. - Clear communicator who can...  ...expertise in timing closure, ECO flows, and PV convergence at block and... 
    Full time
    Remote work

    Tenstorrent

    Santa Clara, CA
    9 days ago
  • $126.8k - $190.9k

     ...forward-thinking and unusually hardworking Physical Design Engineer. As a member of our wide-ranging...  .... Run Physical Design verification flow at chip/block level and provide guidelines...  ...establishing CAD and physical design methodologies for correct by construction designs.... 
    Relocation

    Apple

    Cupertino, CA
    6 days ago
  • Physical Design Engineer - Location: San Jose OR Irvine, CA Our client develops specialized...  ...are seeking an experienced Senior SoC/ASIC Physical Design...  ...improving the physical design flow. The engineer will develop and refine methodologies aimed at achieving strong PPA... 
    Full time
    H1b
    Visa sponsorship
    Relocation package

    Gyga Force

    San Jose, CA
    6 days ago
  • $136k - $218.5k

     ...NVIDIA Advanced Package Engineering EngineerNVIDIA has been transforming...  ...of cutting-edge chip design and the physical reality of getting silicon...  ...you want develop design flows for NVIDIA's next-...  ...use.Develop flows/tools and methodologies to construct, analyze, and... 

    NVIDIA

    Santa Clara, CA
    2 days ago
  • $100k

     ...contributors of all seniorities.Tenstorrent is seeking a SoC Physical Design Verification Engineer to drive full-chip signoff...  ...verification flows.A collaborative team...  ..., ICV, Pegasus, FC, Innovus, etc.).Strong background...  ...verification methodologies and flow optimization... 
    Permanent employment

    Tenstorrent

    Santa Clara, CA
    9 hours ago
  •  ...Job DescriptionBroadcom is searching for a Physical IC Design Engineer to join the Asic Products Division. This position involves working with...  ...RouteClock Tree SynthesisFloor-planning and LayoutFlow and Methodology DevelopmentCollaborating with IC Design RTL EngineersMust... 
    Local area
    Remote work

    Broadcom Corporation

    San Jose, CA
    3 days ago
  • $168k - $264.5k

     ...loses it. This role co-designs them. The Silicon Co-...  ...reason why.You will be the engineer who knows what these...  ...to-silicon gap. Build methodologies that correlate...  ...pipelines, and analysis flows that expand coverage and...  ...analysis, transistor physics, and silicon reliability... 
    Senior
    Full time

    Nvidia

    Santa Clara, CA
    2 days ago
  • $136k - $218.5k

    NVIDIA is looking for a Senior SOC Design Engineer to join our SOC Design team!...  ...with experts in ASIC design, Physical design, CAD, Package...  ...SOCsDevelop and refine system-level methodologies and tools for efficient...  ...-standard EDA tools and flows, especially for large-... 
    Senior
    Full time

    Nvidia

    Santa Clara, CA
    1 day ago
  • $196k - $310.5k

    We are now looking for a Senior ASIC Floorplan Design Engineer!NVIDIA is seeking a talented ASIC Floorplan...  ...with architects, design leads, physical design leads and package leads, you...  ...with CAD and physical design methodologies (flow and tool development), chip floorplan... 
    Senior
    Full time

    Nvidia

    Santa Clara, CA
    9 hours ago
  • $141.91k - $269.1k

     ...portfolio, a world-class design ecosystem, and an...  ...Government (ADG) - The Senior DFT Logic Design Engineer provides technical support...  ...insertion, ATPG validation methodology and flows.The successful candidate...  ...Experience in working with physical designers on DFT/DFM... 
    Senior
    Full time
    Internship
    Local area
    Immediate start
    Shift work

    Intel

    Santa Clara, CA
    3 days ago
  • $250.6k - $362.6k

     ...product development—from design to qualification to...  ...ImpactCollaborate with physical design teams to...  ...QualificationsBachelor’s degree in Engineering and 15+ years of ASIC...  ...to live EDA tools (Innovus, ICC2, Calibre) for...  ...QualificationsExperience with RTL2GDSII flow and design tapeouts in... 
    Full time
    Temporary work
    Local area
    Flexible hours

    CISCO Systems

    San Jose, CA
    1 day ago
  • $136k - $212.8k

     ..., or a PhD with 2+ years in Electrical Engineering or Computer Science. We expect strong...  .... We expect understanding of ASIC physical design from RTL through GDSII. We require familiarity...  .... Preferred: experience building flows using STA tools such as PrimeTime or... 
    Full time

    Annapurna Labs (U.S.) Inc.

    Cupertino, CA
    8 days ago
  •  ...Senior Design Assurance & Quality EngineerSan Jose, California, United...  ...standards.BS in Electrical Engineering, Computer Engineering,...  ...Experience with agile/lean methodologies.Bonus QualificationsExperience...  ...accommodations to job applicants with physical or mental disabilities, and... 
    Senior

    Archer

    San Jose, CA
    2 days ago
  • $150k - $170k

     ...Arrow Company) Semiconductor and Engineering Talent Acquisition Professional !!! Position: Sr. Physical Design Engineer (eInfochips Inc)...  ...Perl, Python for automation and flow development. Expertise in...  ...status. (Arrow EEO/AAP policy). Seniority level Mid-Senior level... 
    Full time
    Temporary work
    Work at office

    eInfochips (An Arrow Company)

    San Jose, CA
    2 days ago

Do you want to receive more vacancies?

Subscribe and receive similar vacancies to Senior Physical Design Methodology Engineer, Innovus Flows. Be the first to apply!