Sign up to access all features of our service.
  • Job search
  • Favorites
  • Create a CV
    New
  • Salaries
  • Subscriptions

SOC Top Level Physical Design Engineer, Annapurna Labs

$183k - $247.6k

Amazon Locker

Annapurna Labs designs silicon and software that accelerates innovation. Customers choose us to create cloud solutions that solve challenges that were unimaginable a short time ago—even yesterday. Our custom chips, accelerators, and software stacks enable us to take on technical challenges that have never been seen before, and deliver results that help our customers change the world.Custom SoCs (System on Chip) live at the heart of AWS Machine Learning servers. As a member of the Cloud-Scale Machine Learning Acceleration team you’ll be responsible for the design and optimization of hardware in our data centers including AWS Inferentia, Trainium Systems (our custom designed machine learning inference and training datacenter servers). Our success depends on our world-class server infrastructure; we’re handling massive scale and rapid integration of emergent technologies. We’re looking for an ASIC Physical Design Engineer to help us trail-blaze new technologies and architectures, while ensuring high design quality and making the right trade-offs.Key job responsibilities- Drive full chip floorplan, placement, integration, PV signoff and tapeout- Collaborate with FE team to understand RTL and drive physical aspects early in design cycle- Define, execute and optimize next-generation physical verification and integration methodologies using industry-standard EDA tools (FC, Calibre, IC Validator)- Perform DRC (Design Rule Checking), LVS (Layout vs. Schematic), PERC (Programmable Electrical Rule Check) verification- Debug and resolve physical verification issues in collaboration with layout and design teams- Interface with foundries for MT form, rule deck updates and violation waivers; Develop and maintain verification runsets and methodologies- Mentor junior engineers on physical verification methodologies and closureBasic qualifications- Experience scripting with Python, Perl, Bash or PowerShell- BS + 10yrs or MS + 7yrs in EE/CS, or related field- 5+ in physical verification for advanced technology nodes- Design Flow Knowledge: Understanding of backend physical design flows for chip-top/subsystems (FC/Innovus)- Expert knowledge of industry-standard physical verification tools (Calibre, IC Validator, PVS)- Strong understanding of semiconductor manufacturing processes and design rules- Proven track record of successful tape-outs- Strong communication and collaboration abilitiesPreferred qualification - Experience in mentoring, leading, or managing more junior engineers- Experience with integration and verification in advanced nodes [5nm or below]- Knowledge of custom and digital design flows- Expertise with DFM (Design for Manufacturing) methodologies- Expertise in reliability verification (ESD, EM, IR drop)- Experience solving physical design challenges across various technologies such as DDR, PCIe, fabrics etc.- Experience in extraction of design parameters, QOR metrics, and analyzing trendsAmazon is an equal opportunity employer and does not discriminate on the basis of protected veteran status, disability, or other legally protected status.Los Angeles County applicants: Job duties for this position include: work safely and cooperatively with other employees, supervisors, and staff; adhere to standards of excellence despite stressful conditions; communicate effectively and respectfully with employees, supervisors, and staff to ensure exceptional customer service; and follow all federal, state, and local laws and Company policies. Criminal history may have a direct, adverse, and negative relationship with some of the material job duties of this position. These include the duties and responsibilities listed above, as well as the abilities to adhere to company policies, exercise sound judgment, effectively manage stress and work safely and respectfully with others, exhibit trustworthiness and professionalism, and safeguard business operations and the Company’s reputation. Pursuant to the Los Angeles County Fair Chance Ordinance, we will consider for employment qualified applicants with arrest and conviction records.Our inclusive culture empowers Amazonians to deliver the best results for our customers. If you have a disability and need a workplace accommodation or adjustment during the application and hiring process, including support for the interview or onboarding process, please visit for more information. If the country/region you’re applying in isn’t listed, please contact your Recruiting Partner.The base salary range for this position is listed below. Your Amazon package will include sign-on payments and restricted stock units (RSUs). Final compensation will be determined based on factors including experience, qualifications, and location. Amazon also offers comprehensive benefits including health insurance (medical, dental, vision, prescription, Basic Life & AD&D insurance and option for Supplemental life plans, EAP, Mental Health Support, Medical Advice Line, Flexible Spending Accounts, Adoption and Surrogacy Reimbursement coverage), 401(k) matching, paid time off, and parental leave. Learn more about our benefits at .USA, CA, Cupertino - 183,000.00 - 247,600.00 USD annuallyUSA, TX, Austin - 159,200.00 - 215,300.00 USD annually

Vacancy posted 3 days ago
Similar jobs that could be interesting for youBased on the SOC Top Level Physical Design Engineer, Annapurna Labs in Cupertino, CA vacancy
  • $100k

     ...seniorities.Tenstorrent is seeking an exceptional Senior-level Physical Design Engineer to drive top-level implementation of our complex AI and CPU System-...  ...aggressive schedules.What We Need8+ years of top-level SOC physical design experience on complex, multi-million... 
    Suggested
    Permanent employment

    Tenstorrent

    Santa Clara, CA
    2 days ago
  • $183k - $247.6k

     ...for their cloud services.We are seeking an experienced Sr. Physical Design STA Engineer to build the next generation of our cloud server platforms...  ...• Develop & maintain flows for block and full-chip level static timing analysis• Write, debug & validate timing constraints... 
    Suggested
    Full time
    Local area
    Flexible hours

    Amazon

    Cupertino, CA
    1 day ago
  • $164.47k - $311.89k

     ...Details:Job Description: As a Physical Design Timing Engineer, you will play a pivotal...  ...cutting-edge System-on-Chip (SoC) designs. Your expertise will...  ...Responsibilities:Perform SOC level timing analysis and...  ...plus factor in identifying top candidates. Requirements listed... 
    Suggested
    Full time
    Internship
    Local area
    Immediate start
    Shift work

    Intel

    Santa Clara, CA
    1 day ago
  • $183k - $247.6k

    Annapurna Labs designs silicon and software that accelerates innovation. Customers...  ...change the world.Custom SoCs (System on Chip) live at...  ...Integrate multiple subsystems into top level SOC, ensure correct clock/...  ...team members develop your engineering expertise so you feel... 
    Suggested
    Local area
    Flexible hours

    Amazon

    Cupertino, CA
    4 days ago
  • $141.91k - $200.34k

     ...About the RoleJoin the Design Technology Platform (DTP...  ...as part of the X-Chip SoC Full-Chip Integration team...  ...to the development of physical design methodologies...  ...factor in identifying top candidates.Note: For information...  ...s degree in electrical engineering or related field with... 
    Suggested
    Full time
    Work experience placement
    Local area
    Immediate start
    Shift work

    Intel

    Santa Clara, CA
    6 hours ago
  • $183k - $247.6k

     ...Inferentia and Trainium SoCs that are used to...  ...As a Sr. SoC Power Engineer, you’ll contribute...  ...at the ground level by modeling and estimating...  ...every stage of the design from early RTL to...  ...teams, and Physical Design experts - defining...  ...measurements in the lab and correlate back... 
    Local area
    Flexible hours

    Amazon

    Cupertino, CA
    4 days ago
  • $168k - $264.5k

     ...looking for best-in-class Senior Physical Design Methodology Engineer, PPA Fusion Compiler to...  ...of graphics processors and SOCs.Key responsibility includes...  ...design approach, top-down design, budgeting, timing...  ...,000 USD - 264,500 USD for Level 4, and 196,000 USD - 310,50... 
    Full time

    Nvidia

    Santa Clara, CA
    4 days ago
  • $141.91k - $232.19k

     ...'s distinguished team as an SoC Logic Design Engineer. In this role, you will pioneer...  ...including Register Transfer Level (RTL) coding and simulations...  .../power convergence and physical implementation.Preferred QualificationsCandidates...  ...Enablement (supporting top customers and validating... 
    Full time
    Local area
    Immediate start
    Shift work

    Intel

    Santa Clara, CA
    1 day ago
  • $140k - $229.8k

    Company:Qualcomm Technologies, Inc.Job Area:Engineering Group, Engineering Group > ASICS EngineeringGeneral Summary:...  ...ASIC Team is actively seeking candidates for several physical design engineering positions in our SOC and core design team. As a physical design engineer... 
    Work experience placement
    Work from home

    Qualcomm

    Santa Clara, CA
    4 days ago
  • $220.92k - $311.89k

     ...highly experienced a Director, SoC Design Engineering, to lead the functional...  ...execute block, subsystem, and SoC-level verification plans,...  ...Foundry Enablement (supporting top customers and validating technologies...  ...origin, ancestry, age, physical or mental disability,... 
    Full time
    Work experience placement
    Local area
    Immediate start
    Worldwide
    Shift work
    Night shift

    Intel

    Santa Clara, CA
    4 days ago
  • $220.92k - $311.89k

     ...Description: Intel’s AI SoC organization develops...  ...accelerators. If you are an engineer with strong technical...  ...a Lead Senior Design Engineer - AI SoC Development...  ...architecture, verification, and physical design teams to deliver...  ...Verilog, integrate at top level, and deliver synthesis-... 
    Full time
    Local area
    Immediate start
    Shift work

    Intel

    Santa Clara, CA
    4 days ago
  • $183k - $247.6k

     ...develops the Inferentia and Trainium SOCs that are used to power today’s AI workloads...  .... We are seeking experienced Design Verification Engineers to build the next generation of our cloud...  ...Verify custom chip designs at the SOC level- Integrate 3rd party IPs and VIPs into... 
    Local area
    Work from home
    Flexible hours

    Amazon

    Cupertino, CA
    6 hours ago
  • $157.3k - $212.8k

    Custom SoCs (System on Chip) live at the heart of AWS Machine Learning...  ...you’ll be responsible for the design and optimization of hardware...  ...re looking for an ASIC Design Engineer to help us trail-blaze new...  ...accelerator engines, debug and system level architectures- Have a strong... 
    Internship
    Local area
    Work from home
    Flexible hours

    Amazon

    Cupertino, CA
    1 day ago
  • $138k - $197k

     ...microarchitecture for digital designs within the TPU....  ...Register Transfer Level (RTL) code,...  ...closely with the Physical Design team to...  ...degree in Electrical Engineering, Computer Engineering...  ....Experience with SOC implementation...  ...You will work on top-level RTL, architecture... 
    Worldwide

    Google

    Sunnyvale, CA
    2 days ago
  • $168k - $264.5k

     ...impact on the world.We are looking for a physical design engineer to be a part of NVIDIA’s physical...  ...implementation of GPU, CPU, Network processors and SOC, with emphasis on PPA (Power,...  ...range is 168,000 USD - 264,500 USD for Level 4, and 196,000 USD - 310,500 USD for Level... 
    Full time
    Remote work

    Nvidia

    Santa Clara, CA
    4 days ago
  • $116k - $166k

    Participate in the Physical Design (PD) of blocks for complex TPU chips.Contribute to...  ...qualifications:Bachelor's degree in Electrical Engineering, Computer Engineering, Computer...  ...(CTS).Experience in block/subchip level place and route for SoC or with multiple-cycles of SoC in... 
    Worldwide

    Google

    Sunnyvale, CA
    3 days ago
  • $136k - $218.5k

     ...EDA. NVIDIA's interposer designs are among the most...  ...small group of high-impact engineers who define how that...  ...workflows of the world's top interposer designers.What...  ...with interposer and IC physical design.Strong expertise...  ...USD - 218,500 USD for Level 3, and 168,000 USD - 26... 
    Full time

    Nvidia

    Santa Clara, CA
    6 hours ago
  • $170k - $220k

     ...description: We're looking for a hands-on Physical Design Engineer to support complex SoC projects for our client who designs...  ...constraint validationChip/block-level floorplanning and pin...  ...pipeline of new technology projects for top companies. Employees are real contributors... 
    Local area

    Affinity Executive Search

    San Jose, CA
    4 days ago
  • $122.44k - $232.19k

     ...every single day to design and manufacture...  ...Neuromorphic Computing Lab-together with a...  ...the coming era of physical AI systems-beyond the...  ...computing, from transistor-level innovation to...  ...seeking physical design engineers passionate about...  ...in identifying top candidates. Experience... 
    Full time
    Internship
    Local area
    Immediate start
    Shift work

    Intel

    Santa Clara, CA
    2 days ago
  • $136k - $218.5k

     ...intelligence.We are now looking for a motivated Senior ASIC Physical Design Engineer, Netlisting to join our dynamic and growing team. If you...  ...design of high-frequency and low-power CPUs, GPUs, SoCs at block level, cluster level, and/or full chip level, with a focus on... 
    Full time
    Shift work

    Nvidia

    Santa Clara, CA
    6 hours ago
  • $150k - $270k

     ...works with the leading model labs, global enterprises, and cutting...  ...a member of our tight knit physical design team, you will be working on...  ...combination of traditional ASIC/SoC physical design skills,...  ...experience.Strong knowledge of block level and full-chip physical... 

    Cerebras Systems

    Sunnyvale, CA
    4 days ago
  • $120k - $250k

     ...models run as efficiently as allowed by physics, bringing the world years ahead in AI...  ...availability. MatX is seeking silicon physical design engineers to join our team as we create best-in-...  ...subsystems or subsets and/or chip-level Physical Design deliverables including... 
    Full time
    Work experience placement
    Local area
    Remote work
    Monday to Friday
    Flexible hours

    MatX

    Mountain View, CA
    4 days ago
  • $100k

     ...seniorities.Tenstorrent is seeking talented Physical Design Engineers to implement high-performance partitions for an industry-leading AI SOC. You'll own the complete implementation...  ...welcome candidates at various experience levels for this role. During the interview... 
    Permanent employment

    Tenstorrent

    Santa Clara, CA
    6 hours ago
  • $136k - $218.5k

    NVIDIA is looking for a Senior SOC Design Engineer to join our SOC Design team! At NVIDIA, you'll...  ...partnering with experts in ASIC design, Physical design, CAD, Package Design, Software,...  ...GPUs and SOCsDevelop and refine system-level methodologies and tools for efficient SOC... 
    Full time

    Nvidia

    Santa Clara, CA
    4 days ago
  • $100k

     ...seniorities.Tenstorrent is seeking a talented Physical Design Engineer to implement high-performance blocks...  ...candidates at various experience levels for this role. During the interview process...  ...-on engineer with deep expertise in SOC/ASIC physical design and a track record... 
    Permanent employment

    Tenstorrent

    Santa Clara, CA
    3 days ago
  • $100k

     ...contributors of all seniorities.Tenstorrent is seeking a SoC Physical Design Verification Engineer to drive full-chip signoff and ensure manufacturable,...  ...Collins, CO.We welcome candidates at various experience levels for this role. During the interview process, candidates... 
    Permanent employment

    Tenstorrent

    Santa Clara, CA
    3 days ago
  • $151k - $251.8k

     ...and Advanced Computing Lab (ACL), we are...  ...ResponsibilitiesAs a Design Verification Engineer, you will contribute...  ...across both block- and top-level environments. You will...  ...the needs of complex SoC designs.You play a role...  ...collaborate with design, SoC, physical design, and... 
    Hourly pay
    Full time
    Relocation

    Samsung Semiconductor

    San Jose, CA
    4 days ago
  • $192k - $279k

     ...and implement next generation Physical Design EDA CAD tool workflows for...  ...Bachelor's degree in Electrical Engineering, Computer Engineering,...  ...Experience in full-chip or block-level physical design.Experience with...  ...methodologies for high-performance ASIC/SoC projects.Experience in sign-... 
    Worldwide

    Google

    Sunnyvale, CA
    6 hours ago
  • $200k - $250k

    Job Title: Principal RTL Design Engineer - PCIe / CXL / High-Speed SoCLocation...  .../ UALink, High-Speed SoC DesignPosition OverviewAs a Sr...  ...consistently met.Partner with physical design teams to review timing...  ...timing analysis, debugging, block-level functional verification,... 

    CyberCoders

    Santa Clara, CA
    3 days ago
  •  ...Physical Design Engineer - Location: San Jose OR Irvine, CA Our client develops specialized semiconductor...  ...are seeking an experienced Senior SoC/ASIC Physical Design Engineer to take...  ...full-chip PD execution: Handle block-level and top-level implementation—including... 
    Full time
    H1b
    Visa sponsorship
    Relocation package

    Gyga Force Co

    San Jose, CA
    1 day ago

Do you want to receive more vacancies?

Subscribe and receive similar vacancies to SOC Top Level Physical Design Engineer, Annapurna Labs. Be the first to apply!