Sign up to access all features of our service.
  • Job search
  • Favorites
  • Create a CV
    New
  • Salaries
  • Subscriptions

SOC Top Level Physical Design Engineer, Annapurna Labs

$213k - $287.5k

Amazon Locker

Annapurna Labs designs silicon and software that accelerates innovation. Customers choose us to create cloud solutions that solve challenges that were unimaginable a short time ago—even yesterday. Our custom chips, accelerators, and software stacks enable us to take on technical challenges that have never been seen before, and deliver results that help our customers change the world.Custom SoCs (System on Chip) live at the heart of AWS Machine Learning servers. As a member of the Cloud-Scale Machine Learning Acceleration team you’ll be responsible for the design and optimization of hardware in our data centers including AWS Inferentia, Trainium Systems (our custom designed machine learning inference and training datacenter servers). Our success depends on our world-class server infrastructure; we’re handling massive scale and rapid integration of emergent technologies. We’re looking for an ASIC Physical Design Engineer to help us trail-blaze new technologies and architectures, while ensuring high design quality and making the right trade-offs.Key job responsibilities- Drive full chip floorplan, placement, integration, PV signoff and tapeout- Collaborate with FE team to understand RTL and drive physical aspects early in design cycle- Define, execute and optimize next-generation physical verification and integration methodologies using industry-standard EDA tools (FC, Calibre, IC Validator)- Perform DRC (Design Rule Checking), LVS (Layout vs. Schematic), PERC (Programmable Electrical Rule Check) verification- Debug and resolve physical verification issues in collaboration with layout and design teams- Interface with foundries for MT form, rule deck updates and violation waivers; Develop and maintain verification runsets and methodologies- Mentor junior engineers on physical verification methodologies and closureBasic qualifications- Experience scripting with Python, Perl, Bash or PowerShell- BS + 10yrs or MS + 7yrs in EE/CS, or related field- 5+ in physical verification for advanced technology nodes- Design Flow Knowledge: Understanding of backend physical design flows for chip-top/subsystems (FC/Innovus)- Expert knowledge of industry-standard physical verification tools (Calibre, IC Validator, PVS)- Strong understanding of semiconductor manufacturing processes and design rules- Proven track record of successful tape-outs- Strong communication and collaboration abilitiesPreferred qualification - Experience in mentoring, leading, or managing more junior engineers- Experience with integration and verification in advanced nodes [5nm or below]- Knowledge of custom and digital design flows- Expertise with DFM (Design for Manufacturing) methodologies- Expertise in reliability verification (ESD, EM, IR drop)- Experience solving physical design challenges across various technologies such as DDR, PCIe, fabrics etc.- Experience in extraction of design parameters, QOR metrics, and analyzing trendsAmazon is an equal opportunity employer and does not discriminate on the basis of protected veteran status, disability, or other legally protected status.Los Angeles County applicants: Job duties for this position include: work safely and cooperatively with other employees, supervisors, and staff; adhere to standards of excellence despite stressful conditions; communicate effectively and respectfully with employees, supervisors, and staff to ensure exceptional customer service; and follow all federal, state, and local laws and Company policies. Criminal history may have a direct, adverse, and negative relationship with some of the material job duties of this position. These include the duties and responsibilities listed above, as well as the abilities to adhere to company policies, exercise sound judgment, effectively manage stress and work safely and respectfully with others, exhibit trustworthiness and professionalism, and safeguard business operations and the Company’s reputation. Pursuant to the Los Angeles County Fair Chance Ordinance, we will consider for employment qualified applicants with arrest and conviction records.Our inclusive culture empowers Amazonians to deliver the best results for our customers. If you have a disability and need a workplace accommodation or adjustment during the application and hiring process, including support for the interview or onboarding process, please visit for more information. If the country/region you’re applying in isn’t listed, please contact your Recruiting Partner.The base salary range for this position is listed below. Your Amazon package will include sign-on payments and restricted stock units (RSUs). Final compensation will be determined based on factors including experience, qualifications, and location. Amazon also offers comprehensive benefits including health insurance (medical, dental, vision, prescription, Basic Life & AD&D insurance and option for Supplemental life plans, EAP, Mental Health Support, Medical Advice Line, Flexible Spending Accounts, Adoption and Surrogacy Reimbursement coverage), 401(k) matching, paid time off, and parental leave. Learn more about our benefits at .USA, CA, Cupertino - 213,000.00 - 287,500.00 USD annuallyUSA, TX, Austin - 185,200.00 - 250,000.00 USD annually

Vacancy posted 12 hours ago
Similar jobs that could be interesting for youBased on the SOC Top Level Physical Design Engineer, Annapurna Labs in Cupertino, CA vacancy
  • $100k

     ...seniorities.Tenstorrent is seeking an exceptional Senior-level Physical Design Engineer to drive top-level implementation of our complex AI and CPU System-...  ...aggressive schedules.What We Need8+ years of top-level SOC physical design experience on complex, multi-million... 
    Suggested
    Permanent employment

    Tenstorrent

    Santa Clara, CA
    4 days ago
  • $176.6k - $247.3k

     ...Acceleration team you’ll be responsible for the design and optimization of Hardware in our...  ...flows for block and full-chip level static timing analysis• Write, debug &...  ...collaboration and teamwork with other physical design engineers as well as with the RTL/Arch. teamsBasic... 
    Suggested
    Full time
    Local area
    Flexible hours

    Amazon

    Cupertino, CA
    1 day ago
  • $153.6k - $215k

     ...Annapurna Labs (our organization within AWS) designs silicon and software that accelerates...  ...Layout Design Engineer to join our hardware...  ...contribute to the physical design of advanced...  ...IC, fan‑out wafer‑level packaging, and silicon...  ...from IP blocks to SoCs to full system... 
    Suggested
    Local area
    Flexible hours

    Jobleads-US

    Cupertino, CA
    1 day ago
  • $213k - $287.5k

    Annapurna Labs designs silicon and software that accelerates innovation. Customers...  ...change the world.Custom SoCs (System on Chip) live at...  ...Integrate multiple subsystems into top level SOC, ensure correct clock/...  ...team members develop your engineering expertise so you feel... 
    Suggested
    Local area
    Flexible hours

    Amazon

    Cupertino, CA
    1 day ago
  • $133.6k

    At Annapurna Labs we are at the forefront of hardware co-design not just in Amazon Web Services (AWS) but across...  ...degree or above in Electrical Engineering, Computer Engineering, or...  ...verifying at multiple levels of logic from IP blocks to SoCs to full system testingAmazon... 
    Suggested
    Local area

    Amazon

    Cupertino, CA
    2 days ago
  •  ...Samsung Semiconductor's DRAM Development Lab in San Jose seeks a Principal Engineer for SOC design to advance memory/storage silicon...  ...architectural definitions, manage top-level integration, and coordinate with verification and physical-design teams to ensure a robust SoC... 

    Jobleads-US

    San Jose, CA
    2 days ago
  • $213k - $287.5k

     ...Inferentia and Trainium SoCs that are used to...  ...As a Sr. SoC Power Engineer, you’ll contribute...  ...at the ground level by modeling and estimating...  ...every stage of the design from early RTL to...  ...teams, and Physical Design experts - defining...  ...measurements in the lab and correlate back... 
    Local area
    Flexible hours

    Amazon

    Cupertino, CA
    12 hours ago
  • $140k - $229.8k

    Company:Qualcomm Technologies, Inc.Job Area:Engineering Group, Engineering Group > ASICS EngineeringGeneral Summary:...  ...ASIC Team is actively seeking candidates for several physical design engineering positions in our SOC and core design team. As a physical design engineer... 
    Work experience placement
    Work from home

    Qualcomm

    Santa Clara, CA
    1 day ago
  • $175k - $280k

     ...with the ultimate goal of enabling human life on Mars.SR. SOC/ASIC PHYSICAL DESIGN ENGINEER (SILICON ENGINEERING)At SpaceX we’re leveraging our...  ...Engineer/Senior: $175,000.00 - $280,000.00/per year Your actual level and base salary will be determined on a case-by-case... 
    Permanent employment
    Temporary work
    Worldwide
    Weekend work

    SpaceX

    Palo Alto, CA
    4 days ago
  • $164.47k - $311.89k

     ...every single day to design and manufacture...  ...Revolution Intel's AI SoC organization develops...  .... If you are an engineer with strong technical...  ...IPs at the SoC level. Review and contribute...  ...factor in identifying top candidates....  ...origin, ancestry, age, physical or mental disability... 
    Full time
    Internship
    Local area
    Immediate start
    Worldwide
    Shift work

    Intel

    Santa Clara, CA
    2 days ago
  • $157.3k - $212.8k

     ...countries around the world.We are seeking an experienced Design Verification Engineers to build the next generation of our cloud server...  ...skills- Experience verifying at multiple levels of logic from IP blocks to SoCs to full system testingPreferred qualification - Master... 
    Local area
    Flexible hours

    Amazon

    Cupertino, CA
    3 days ago
  • $174.15k - $225.3k

     ...technology and complex SoC design. Implement the low...  ...Perform critical ECOs (Engineering Change Orders) to fix...  ...aspects, such as Timing, Physical verification, Power Grid...  .... 5. Perform block level physical design,...  ...techniques. 8. Apply top down and bottom up design... 
    Relocation

    Apple Inc.

    Cupertino, CA
    1 day ago
  •  ...Qualcomm Technologies, Inc. in Santa Clara, California is seeking a Physical Design Engineer to contribute across ASIC/SoC projects, including floorplanning, CTS, and low-power strategies. The role involves executing the full physical design flow, collaborating with cross... 

    QUALCOMM, Inc.

    Santa Clara, CA
    3 days ago
  •  ...Qualcomm Technologies, Inc. in Santa Clara, CA is seeking talented Physical Design Engineers to join our growing SoC and ASIC Design organization. You will drive all stages of the physical design flow for high-performance ASICs/SoCs, including floorplanning, CTS, routing... 

    Jobleads-US

    Santa Clara, CA
    1 day ago
  • $2,500 per month

     ...frontier intelligence. We co-design chips, racks, software,...  ...hundreds of millions from top-tier investors and staffed by leading engineers, Etched is redefining the...  ...inference clusters. As a Physical Design Engineer, you will own block-level implementation from synthesis... 
    Work at office
    Relocation package

    Etched

    San Jose, CA
    29 days ago
  •  ...Baya Systems seeks a Principal Engineer-Physical Design for a fully remote role serving the US. The candidate will own RTL to GDS physical implementation...  ...micro-architects to drive high-performance, power-efficient SoC designs is essential. Qualifications include a bachelor’s... 
    Remote work

    Baya Systems

    Santa Clara, CA
    3 days ago
  • $220.92k - $311.89k

     ...highly experienced a Director, SoC Design Engineering, to lead the functional...  ...execute block, subsystem, and SoC-level verification plans,...  ...Foundry Enablement (supporting top customers and validating technologies...  ...origin, ancestry, age, physical or mental disability,... 
    Full time
    Work experience placement
    Local area
    Immediate start
    Worldwide
    Shift work
    Night shift

    Intel

    Santa Clara, CA
    1 day ago
  • $183k - $247.6k

     ...develops the Inferentia and Trainium SOCs that are used to power today’s AI workloads...  .... We are seeking experienced Design Verification Engineers to build the next generation of our cloud...  ...Verify custom chip designs at the SOC level- Integrate 3rd party IPs and VIPs into... 
    Local area
    Work from home
    Flexible hours

    Amazon

    Cupertino, CA
    2 days ago
  •  ...the future. Whether you’re designing next-gen processors,...  ...contribute to advanced-node physical design for complex ASIC and SoC products, driving implementation...  ..., subsystem, and chip-level designs. Working closely...  ...technology, and product engineering teams, you will help... 

    AMD

    Santa Clara, CA
    1 day ago
  • $100k

     ...re looking for a Timing Engineer to join our silicon...  ...complex, high-performance designs. You’ll collaborate closely...  ...with logic, DFT, and physical design teams to debug...  ...at various experience levels for this role. During the...  ...RISC-V CPUs and AI SoCs.Advanced STA methodologies... 
    Permanent employment

    Tenstorrent

    Santa Clara, CA
    1 day ago
  • $136k - $218.5k

     ...the world.We are now looking for a motivated Senior Physical Design and Timing Engineer to join our dynamic and growing team. If you want to...  ...-frequency and low-power NVIDIA CPUs, GPUs, LPUs and SoCs at block level, cluster level, and/or full chip level.Help in driving... 
    Full time

    Nvidia

    Santa Clara, CA
    3 days ago
  • $100k

     ...seniorities.Tenstorrent is seeking a talented Physical Design Engineer to implement high-performance blocks...  ...candidates at various experience levels for this role. During the interview process...  ...-on engineer with deep expertise in SOC/ASIC physical design and a track record... 
    Permanent employment

    Tenstorrent

    Santa Clara, CA
    12 hours ago
  • $100k

     ...seniorities.Tenstorrent is seeking talented Physical Design Engineers to implement high-performance partitions for an industry-leading AI SOC. You'll own the complete implementation...  ...welcome candidates at various experience levels for this role. During the interview... 
    Permanent employment

    Tenstorrent

    Santa Clara, CA
    2 days ago
  • $100k

     ...seniorities.Tenstorrent is looking for a Physical Design CPU Methodology Engineer who defines and drives the...  ...design expertise with organization-level technical leadership, enabling predictable...  ...Design Engineer with 10+ years of ASIC/SoC/CPU experience, ideally focused on... 
    Permanent employment
    Remote work

    Tenstorrent

    Santa Clara, CA
    3 days ago
  • $136k - $218.5k

     ...intelligence.We are now looking for a motivated Senior ASIC Physical Design Engineer, Netlisting to join our dynamic and growing team. If you...  ...design of high-frequency and low-power CPUs, GPUs, SoCs at block level, cluster level, and/or full chip level, with a focus on... 
    Full time
    Shift work

    Nvidia

    Santa Clara, CA
    2 days ago
  • $138k - $197k

     ...high performance ASIC’s and SoC’s, from design through manufacturing,...  ...area, and reliability using physical design and circuit techniques...  ...at the transistor and gate levels to support physical design...  ...Bachelor's degree in Electrical Engineering, Computer Engineering,... 
    Worldwide

    Google

    Sunnyvale, CA
    4 days ago
  • $168k - $264.5k

     ...impact on the world.We are looking for a physical design engineer to be a part of NVIDIA’s physical...  ...implementation of GPU, CPU, Network processors and SOC, with emphasis on PPA (Power,...  ...range is 168,000 USD - 264,500 USD for Level 4, and 196,000 USD - 310,500 USD for Level... 
    Full time
    Remote work

    Nvidia

    Santa Clara, CA
    1 day ago
  • $160k - $275k

     ...models run as efficiently as allowed by physics, bringing the world years ahead in AI...  ...availability. MatX is seeking silicon physical design engineers to join our team as we create best-in-...  ...subsystems or subsets and/or chip-level Physical Design deliverables including... 
    Daily paid
    Full time
    Work experience placement
    Work at office
    Local area
    Remote work
    Monday to Friday
    Flexible hours

    MatX

    Mountain View, CA
    4 days ago
  • $136k - $218.5k

    NVIDIA is looking for a Senior SOC Design Engineer to join our SOC Design team! At NVIDIA, you'll...  ...partnering with experts in ASIC design, Physical design, CAD, Package Design, Software,...  ...GPUs and SOCsDevelop and refine system-level methodologies and tools for efficient SOC... 
    Full time

    Nvidia

    Santa Clara, CA
    1 day ago
  • $151k - $251.8k

     ...and Advanced Computing Lab (ACL), we are...  ...ResponsibilitiesAs a Design Verification Engineer, you will contribute...  ...across both block- and top-level environments. You will...  ...the needs of complex SoC designs.You play a role...  ...collaborate with design, SoC, physical design, and... 
    Hourly pay
    Full time
    Relocation

    Samsung Semiconductor

    San Jose, CA
    1 day ago

Do you want to receive more vacancies?

Subscribe and receive similar vacancies to SOC Top Level Physical Design Engineer, Annapurna Labs. Be the first to apply!