Sign up to access all features of our service.
  • Job search
  • Favorites
  • Create a CV
    New
  • Salaries
  • Subscriptions

Senior Physical Design Interposer Engineer

$168k - $264.5k

NVIDIA

NVIDIA has been transforming computer graphics, PC gaming, and accelerated computing for more than 25 years. It’s a unique legacy of innovation that’s fueled by great technology—and amazing people. Today, we’re tapping into the unlimited potential of AI to define the next era of computing. An era in which our GPU acts as the brains of computers, robots, and self-driving cars that can understand the world. Doing what’s never been done before takes vision, innovation, and the world’s best talent. As an NVIDIAN, you’ll be immersed in a diverse, supportive environment where everyone is inspired to do their best work. Come join the team and see how you can make a lasting impact on the world.Interposers are one of the most technically demanding layers in advanced semiconductor packaging — a silicon bridge connecting multiple dies with thousands of micro-bumps, routing signals at densities that push the limits of current EDA. NVIDIA's interposer designs are among the most complex in the industry, and the team building automation infrastructure for them is a small group of high-impact engineers who define how that design process works. This position requires you to build flows and methodologies that automates interposer design, validates design rules, and accelerates the workflows of the interposer designers who depend on them. You'll work directly with interposer design engineers, package architects, and foundry partners to understand and solve the hardest problems and ship production-quality solutions that shape NVIDIA's next generation of multi-die platforms.What you'll be doing:Work with world-class interposer engineers to design and develop VLSI flows and methodologies for interposer design.Develop applications to enable project engineers with an emphasis on maintainability and ease of use.Develop flows/tools and methodologies to construct, analyze, and validate interposer designs at many different stages in the production flow.Optimize the daily workflows of the world's top interposer designers.What we need to see:BS in Computer Science, Electrical Engineering, or a related field (or equivalent experience), and 8 years of flow and methodology development experience building flows for interposer design used by engineering teams at scale.Good programming fundamentals in Python and/or C++, including proficiency with data structures, algorithms, object-oriented design, and code quality practices.Demonstrated experience applying AI/ML techniques in engineering workflows — this could include using LLMs for code generation and debugging, building ML-assisted design analysis tools, or integrating AI-assisted flows into EDA environments.Strong understanding of electrical engineering fundamentals relevant to VLSI interposer design (signal integrity, power delivery, parasitic extraction, or equivalent).Ways to stand out from the crowd:Good understanding of VLSI package design along with interposer and IC physical design.Strong expertise in developing interposer design flows and methodologies.NVIDIA is widely considered to be the leader of AI computing, and one of the technology world’s most desirable employers. We have some of the most forward-thinking and hardworking people in the world working for us. If you're creative and autonomous, we want to hear from you.Widely considered to be one of the technology world’s most desirable employers, NVIDIA offers highly competitive salaries and a comprehensive benefits package. As you plan your future, see what we can offer to you and your family Your base salary will be determined based on your location, experience, and the pay of employees in similar positions. The base salary range is 168,000 USD - 264,500 USD for Level 4, and 196,000 USD - 310,500 USD for Level 5.You will also be eligible for equity and benefits.Applications for this job will be accepted at least until September 13, 2026.This posting is for an existing vacancy. NVIDIA uses AI tools in its recruiting processes.NVIDIA is committed to fostering an inclusive work environment and proud to be an equal opportunity employer. As we highly value diversity in our current and future employees, we do not discriminate (including in our hiring and promotion practices) on the basis of race, religion, color, national origin, gender, gender expression, sexual orientation, age, marital status, veteran status, disability status or any other characteristic protected by law.SummaryLocation: US, CA, Santa Clara; US, TX, Austin; US, CA, RemoteType: Full time

Vacancy posted 1 day ago
Similar jobs that could be interesting for youBased on the Senior Physical Design Interposer Engineer in Santa Clara, CA vacancy
  • $168k - $264.5k

    We are now looking for a Senior Physical Design Engineer. NVIDIA has continuously reinvented itself over two decades. Our invention of the GPU in 1999 sparked the growth of the PC gaming market, redefined modern computer graphics, and revolutionized parallel computing.... 
    Senior
    Full time

    Nvidia

    Santa Clara, CA
    4 days ago
  • $136k - $218.5k

    As a member of our CPU Cache Coherent Interconnects Design Team, you will be responsible for the physical design of CPU on-chip interconnect network and last...  ....What we need to see:Master’s Degree in Electrical Engineering, Computer Engineering or Computer Science or... 
    Senior
    Full time

    Nvidia

    Santa Clara, CA
    1 day ago
  • $168k - $264.5k

     ...inspired to do their best work. Come join the team and see how you can make a lasting impact on the world.We are looking for a physical design engineer to be a part of NVIDIA’s physical design (PD) methodology team driving innovation in PD across all of NVIDIA's products -... 
    Senior
    Full time
    Remote work

    Nvidia

    Santa Clara, CA
    4 days ago
  • $163k - $236k

    Participate in the physical design of complex blocks.Contribute to the design and closure of the full chip and individual blocks from RTL...  ...RTL.Minimum qualifications:Bachelor's degree in Electrical Engineering, Computer Engineering, Computer Science, or a related field,... 
    Senior
    Worldwide

    Google

    Sunnyvale, CA
    2 days ago
  •  ...to build a healthy and motivated team to drive technological advancements. Responsibilities: Lead ASIC front-end physical design and engineering workflow development for generative AI inference products. Guide and assist colleagues in improving frontend physical... 
    Senior
    Full time

    Anysilicon

    Sunnyvale, CA
    1 day ago
  •  ...Annapurna Labs, part of Amazon, seeks an ASIC Physical Design Engineer in Cupertino to drive floorplanning, placement, integration, and tapeout for advanced SoCs. You will collaborate with the FE team to translate RTL into robust physical designs, and lead DV/verification... 
    Senior

    Amazon

    Cupertino, CA
    4 days ago
  • $164.47k - $232.19k

     ...the world for the better brings. We work every single day to design and manufacture silicon products that empower people's...  ...us and do something wonderful.The Role and Impact:As a GPU Physical Design Engineer, you will play a critical role in the physical implementation... 
    Senior
    Full time
    Internship
    Local area
    Immediate start
    Worldwide
    Shift work

    Intel

    Santa Clara, CA
    2 days ago
  • $138k - $206k

     ...part of a global leader whose innovative designs are pushing the boundaries of what’s...  ...closely with both hardware and software engineers to identify and address the unique challenges...  ...Work policy.What You’ll DoOwn the physical implementation of memory-centric computing... 
    Senior
    Work at office
    Flexible hours
    Night shift

    Samsung Semiconductor

    San Jose, CA
    3 days ago
  •  ...N2P Systems in Sunnyvale, CA is seeking an experienced Physical Design Engineer to contribute to cutting-edge ASIC/SoC designs. You will drive RTL synthesis, timing optimization, and floorplanning across multi-disciplinary teams to meet performance, power, and area targets... 
    Senior

    N2P Systems

    Sunnyvale, CA
    1 day ago
  •  ...Lumilens is seeking a Senior Physical Design Engineer to join our silicon design team, developing high‑performance ASICs on 5nm and 3nm TSMC nodes. You will own physical implementation from RTL to GDSII and drive timing and power closure for ultra‑high‑speed designs.... 
    Senior

    Lumilens

    San Jose, CA
    4 days ago
  •  ...NVIDIA Corporation is seeking a Senior Mask Design Engineer to contribute to the layout of silicon interposers and collaborate with package teams to meet aggressive timelines. You will perform physical layout using Cadence tools, evaluate design goals for size, cost... 
    Senior

    NVIDIA

    Santa Clara, CA
    5 days ago
  • $207k - $230k

     ...deploy tailored architectures to meet their unique infrastructure requirements. Discover more at As an Astera Labs STA Physical Design Engineer, Senior Principa l you will play a crucial role in driving the planning, coordination, and execution supporting the design of... 
    Senior
    Flexible hours

    Astera Labs

    San Jose, CA
    7 hours ago
  •  ...Arrow Electronics seeks a Physcial Design Engineer to drive ASIC implementation across partitions, executing synthesis, PNR and STA to meet...  ...integrity and timing closure. The role requires 7+ years in physical design, SoC experience, and TCL scripting to automate flows.... 
    Senior

    Arrow ECS

    San Jose, CA
    1 day ago
  • $200k - $220k

     ...A semiconductor startup based in California is seeking a Staff/Senior Staff Physical Design Engineer to drive full-chip implementations and meet PPA targets. This role requires 8–12 years of experience in ASIC physical design, specializing in tools like Synopsys ICC2 and... 
    Senior

    Bolt Graphics, Inc.

    Sunnyvale, CA
    4 days ago
  •  ...Tachyum is seeking a Physical Design Engineer in Sunnyvale, CA to drive PD for ultra‑high performance chips. You will collaborate with RTL teams, perform floor‑planning, routing, and timing closure, and contribute to clock and power integrity strategies. The role requires... 
    Senior

    Tachyum

    Sunnyvale, CA
    4 days ago
  •  ...Value Innovation Labs Inc. is seeking an experienced Physical Design Engineer to drive end-to-end ASIC/SoC implementation for advanced nodes. You will own the RTL-to-GDSII flow and collaborate with IP and foundry partners to deliver reliable, high-performance silicon.... 
    Senior

    Value Innovation Labs Inc.

    Sunnyvale, CA
    3 days ago
  •  ...Qualcomm Technologies, Inc. is seeking experienced Physical Design Engineers to contribute to cutting-edge SoC and ASIC projects across AI, mobile, automotive, data center and more. You will participate in floorplanning, CTS, low-power techniques, timing analysis, and... 
    Senior

    Qualcomm

    Santa Clara, CA
    4 days ago
  •  ...Bolt Graphics in Sunnyvale, CA, is seeking a Staff / Senior Staff Physical Design Engineer to drive full-chip physical implementation from netlist to GDSII, targeting timing, power, and area targets for high-performance graphics processors. This on-site role requires... 
    Senior
    Work at office

    Bolt Graphics

    Sunnyvale, CA
    5 days ago
  •  ...Astera Labs is seeking a Senior Principal STA Physical Design Engineer to drive RTL-to-GDS sign-off for its connectivity ASICs used by major cloud providers and OEMs. On-site in San Jose, you will collaborate with RTL, verification, and frontend teams to ensure robust,... 
    Senior

    Astera Labs

    San Jose, CA
    1 day ago
  •  ...We Are Synopsys is the leader in engineering solutions from silicon to systems, enabling...  ...products. We deliver industry-leading silicon design, IP, simulation and analysis solutions,...  ...years in the trenches of advanced-node physical design, where a 50ps timing violation at... 
    Senior

    Synopsys, Inc.

    Sunnyvale, CA
    3 days ago
  • $200k - $220k

     ...Staff / Senior Staff Physical Design Engineer Bolt Graphics is a semiconductor startup based in Sunnyvale, CA building the fastest and most efficient graphics processors. We pride ourselves on our first principles approach to solving problems. We are energized by our... 
    Senior
    Work at office

    Bolt Graphics

    Sunnyvale, CA
    1 day ago
  • $200k - $300k

     ...Role Overview We are looking for talented Design Verification Engineers to help verify and deliver Velaura’s next-generation Physical AI SoC. In this role, you will work closely witharchitects, RTL engineers, software engineers, and system teams to verify complexhardware... 
    Senior
    Flexible hours

    Velaura AI, Inc.

    Santa Clara, CA
    1 day ago
  • $280k - $300k

    Physical IC Design Engineer (Senior, Staff or Principal level)Locations: San Jose, CA or Colorado Springs, CO (relocation offered)Compensation (base, bonus + stock):Senior Engineer up to $280-300k, Staff up to $400k, Principal up to $580k and possibly Master Engineer which... 
    Senior
    Work at office
    Relocation package

    CyberCoders

    San Jose, CA
    1 day ago
  •  ..., we advance your career. THE ROLE: As a Principal CAD PCB Physical Design Engineer in the Network Technology Solutions Group, NTSG, you will be...  ...next-generation networking and server products. This is a senior-level, hands-on technical leadership role, ideal for someone... 
    Senior

    AMD

    Santa Clara, CA
    2 days ago
  •  ..., innovation at AMD is shaping the future. Whether you’re designing next-gen processors, enabling AI breakthroughs, or bringing...  ...multi-gigabit SerDes PHY and advanced IP designs. In this Physical Design Engineering role, you will contribute across the full RTL-to-GDS... 
    Senior

    AMD

    Santa Clara, CA
    9 hours ago
  •  ...Bolt Graphics, Inc. is looking for a Staff/Senior Staff Physical Design Engineer in Sunnyvale, CA. The role is critical in driving physical implementation in semiconductor design, focusing on achieving timing, power, and area targets. The ideal candidate will have a... 
    Senior

    Bolt Graphics, Inc.

    Sunnyvale, CA
    4 days ago
  •  ...is shaping the future. Whether you’re designing next-gen processors, enabling AI breakthroughs...  ...lead and contribute to advanced-node physical design for complex ASIC and SoC...  ...architecture, RTL, CAD, technology, and product engineering teams, you will help deliver high-... 
    Senior

    AMD

    Santa Clara, CA
    4 days ago
  • $136k - $212.75k

    ## Senior Mask Design Engineer – HardwareApplylocations: US, CA, Santa Clara: US, NV, Remote: US, OR, Remote: US, AZ, Remote: US...  ...for product packages in tight schedule.* Performing physical layout for silicon interposer using Cadence tools.* Conduct design feasibility... 
    Senior
    Remote work

    NVIDIA Corporation

    Santa Clara, CA
    2 days ago
  •  ...optical interconnects to scalable photonic engines, Lumilens is unlocking a new era of...  ..., and scale. Every line of code, every design decision, every breakthrough you help deliver...  ...Role Overview We are seeking a Senior Physical Design Engineer to join our silicon... 
    Senior

    Lumilens

    San Jose, CA
    7 hours ago
  •  ...MatX Inc. in Mountain View, CA, is seeking silicon physical design engineers to develop high-performance, power-efficient silicon for GenAI. You will own subsystems and drive PD from RTL to tapeout, ensuring scalable, correct implementations. The role requires BS in Electrical... 
    Senior

    MatX Inc.

    Mountain View, CA
    4 days ago

Do you want to receive more vacancies?

Subscribe and receive similar vacancies to Senior Physical Design Interposer Engineer. Be the first to apply!