Cellular ASIC Design Engineer
$175k - $308.5kApple Oakbrook
Role Number: 200620219Team: HardwareLocation: Austin; San Diego; SunnyvalePosted: 2026-04-15SummaryApple is where individual imaginations gather together, committing to the values that lead to great work. Every new product we build, service we create, or Apple Store experience we deliver is the result of us making each other’s ideas stronger. That happens because every one of us shares a belief that we can make something wonderful and share it with the world, changing lives for the better. It’s the diversity of our people and their thinking that inspires the innovation that runs through everything we do. When we bring everybody in, we can do the best work of our lives. Here, you’ll do more than join something — you’ll add something.Do you excel at crafting elegant solutions to complex challenges? Do you naturally prioritize the significance of every detail? As a member of our Hardware Technologies group, you'll contribute to designing, optimizing, and manufacturing our next-generation, high-performance, power-efficient cellular chips and system-on-chips (SoC). Your role will be pivotal in ensuring that Apple products and services can seamlessly and efficiently handle the tasks that make them beloved by millions. By joining this group, you'll be responsible for developing and building the technology that powers Apple's devices. We invite you to join us in delivering the next groundbreaking Apple products!DescriptionAs a Cellular ASIC Design Engineer, you'll develop and optimize design and implementation methodology for integrated circuits across multiple focus areas including area efficiency, power optimization, and design technology co-optimization. You'll design innovative products at the block/IP-level and system-level in advanced process technologies (3nm, 2nm and beyond).Your primary responsibilities will involve developing best-in-methodologies for optimizing Power, Performance, Area, and Cost efficiency metrics through various approaches:DESIGN FLOW & METHODOLOGY DEVELOPMENT:- Establish design guidelines, methodologies, and standards for synthesis, place-and-route, timing closure, and signoff processes- Develop and optimize EDA tool flows including synthesis tools (DC/DCT/DCG/Genus/Oasis), P&R tools (ICC2/Fusion/Innovus/Aprisa), and signoff tools (PT/PT-SI/Tempus)- Drive timing convergence process improvements across design teams to enhance design PPA and yield- Create and maintain comprehensive design flows, scripts, and automation tools to improve design productivity and reduce turnaround timePHYSICAL DESIGN & IMPLEMENTATION:- Identify utilization bottlenecks in physical design and develop architectural, design, and implementation-level solutions to improve utilizations- Work with physical design teams on timing closure, collaborating with CAD teams, IP teams and Design Technology teams for flow scripts/tools development and validation- Understand RTL to GDS digital flow and provide hands-on contribution for timing signoff of complex SOCsANALYSIS & VALIDATION:- Perform design technology co-optimization analysis, including optimal operating point analysis for performance/power curves and identification of scaling trends and bottlenecks in advanced technology nodes- Conduct Spice simulations (Hspice/Finesim/AFS/Spectre/Infinisim) for PVT corners validation and STA vs spice correlation- Perform timing package validation across advanced process technologies and timing signoff specification development- Conduct in-depth analysis of design databases and silicon validation data to identify critical issues and improve overall design metrics- Understand intricate timing paths (digital, analog, mixed signal) and timing constraints, providing solutions as requiredPOWER & PERFORMANCE OPTIMIZATION:- Develop and implement voltage scaling and power optimization methodologies including clock gating, power gating, and dynamic voltage/frequency scaling techniques- Use power analysis tools (RedHawk/SeaHawk/Voltus) for comprehensive power signoff and optimization- Facilitate and drive STA methodology improvements using industry-leading timing tools and ECO methodologiesMULTI-FUNCTIONAL COLLABORATION:- Collaborate closely with technology and IP teams to enhance efficiency through custom and semi-custom IP development- Work closely with process technology, front-end design, physical implementation, CAD, and multi-functional teams to develop innovative solutions- Support advanced process technology bring-up from PDK to VLSI design production- Drive DFT (Design for Test) methodology improvements including scan insertion, ATPG, and built-in self-test strategiesTECHNICAL LEADERSHIP:- Stay ahead of industry trends and emerging technologies to continuously improve design methodologies- Apply strong programming skills (Python, Perl, TCL, Unix shell, C/C++) for methodology automation and enhancement- Apply ML modeling experience for advanced design optimization and predictive analysisMinimum QualificationsMinimum BS and 10+ years of relevant industry experience.VLSI background with hands-on experience in RTL to GDSII flows.Prior experience in doing Power, Performance, Area and Cost optimizations for SoCs.Experience with SoC power flows & Vmin optimization.Experience with Design Technology Co-optimization, identifying and solving scaling bottlenecks in new technology nodes.Rapid prototyping and scripting of methodologies and test chip block implementation.Preferred QualificationsSolid understanding of Physical Design challenges, proficiency with synthesis, place and route tools, and implementation exploration.Experience with Metal stack optimizations.Experience performing Early Tech node analysis to identify implementation bottlenecks.Design Technology Co-optimization expertise.Strong analytical skills and ability to identify and communicate high return on investment opportunities.Ability to apply data science and ML analytics for Frontend and Backend databases, as well as post-silicon data, to identify trends & patterns and fine-tune implementation methodologies.Pay & BenefitsAt Apple, base pay is one part of our total compensation package and is determined within a range. This provides the opportunity to progress as you grow and develop within a role. The base pay range for this role is between $175,000 and $308,500, and your base pay will depend on your skills, qualifications, experience, and location.Apple employees also have the opportunity to become an Apple shareholder through participation in Apple’s discretionary employee stock programs. Apple employees are eligible for discretionary restricted stock unit awards, and can purchase Apple stock at a discount if voluntarily participating in Apple’s Employee Stock Purchase Plan. You’ll also receive benefits including: Comprehensive medical and dental coverage, retirement benefits, a range of discounted products and free services, and for formal education related to advancing your career at Apple, reimbursement for certain educational expenses — including tuition. Additionally, this role might be eligible for discretionary bonuses or commission payments as well as relocation. Learn more about Apple BenefitsNote: Apple benefit, compensation and employee stock programs are subject to eligibility requirements and other terms of the applicable plan or program.Pay & BenefitsAt Apple, base pay is one part of our total compensation package and is determined within a range. This provides the opportunity to progress as you grow and develop within a role. The base pay range for this role is between $184,700 and $324,800, and your base pay will depend on your skills, qualifications, experience, and location.Apple employees also have the opportunity to become an Apple shareholder through participation in Apple’s discretionary employee stock programs. Apple employees are eligible for discretionary restricted stock unit awards, and can purchase Apple stock at a discount if voluntarily participating in Apple’s Employee Stock Purchase Plan. You’ll also receive benefits including: Comprehensive medical and dental coverage, retirement benefits, a range of discounted products and free services, and for formal education related to advancing your career at Apple, reimbursement for certain educational expenses — including tuition. Additionally, this role might be eligible for discretionary bonuses or commission payments as well as relocation. Learn more about Apple BenefitsNote: Apple benefit, compensation and employee stock programs are subject to eligibility requirements and other terms of the applicable plan or program.EEO StatementApple is an equal opportunity employer that is committed to inclusion and diversity. We seek to promote equal opportunity for all applicants without regard to race, color, religion, sex, sexual orientation, gender identity, national origin, disability, Veteran status, or other legally protected characteristics. Learn more about your EEO rights as an applicantEEO StatementApple is an equal opportunity employer that is committed to inclusion and diversity. We seek to promote equal opportunity for all applicants without regard to race, color, religion, sex, sexual orientation, gender identity, national origin, disability, Veteran status, or other legally protected characteristics. Learn more about your EEO rights as an applicantEEO StatementApple is an equal opportunity employer that is committed to inclusion and diversity. We seek to promote equal opportunity for all applicants without regard to race, color, religion, sex, sexual orientation, gender identity, national origin, disability, Veteran status, or other legally protected characteristics. Learn more about your EEO rights as an applicantAccessibilityAt Apple, we believe accessibility is a fundamental human right. You’ll find that idea reflected in everything here — in our culture, our benefits and our digital tools. By welcoming as many perspectives as possible, we help you build a career where you feel like you belong.Learn about accessibility in Apple’s workplaceLearn about reasonable accommodations for job applicantsAccessibilityAt Apple, we believe accessibility is a fundamental human right. You’ll find that idea reflected in everything here — in our culture, our benefits and our digital tools. By welcoming as many perspectives as possible, we help you build a career where you feel like you belong.Learn about accessibility in Apple’s workplaceLearn about reasonable accommodations for job applicantsAccessibilityAt Apple, we believe accessibility is a fundamental human right. You’ll find that idea reflected in everything here — in our culture, our benefits and our digital tools. By welcoming as many perspectives as possible, we help you build a career where you feel like you belong.Learn about accessibility in Apple’s workplaceLearn about reasonable accommodations for job applicantsApplication DeadlineApple accepts applications to this posting on an ongoing basis.Application DeadlineApple accepts applications to this posting on an ongoing basis.Application DeadlineApple accepts applications to this posting on an ongoing basis.
$153.6k - $215k
...communities around the world.Come work at Amazon!We're hiring a ASIC Digital Design Engineer within a high performance ASIC design team. This team is... ..., or experience with current and upcoming RF standards in cellular (4G/5G), WiMAX, 802.11ad, microwave backhaul, DVB-S2 / DVB...SuggestedPermanent employmentLocal areaFlexible hours- ...Qualcomm Technologies, Inc. in the United States is seeking a skilled engineer to participate in the architecture, design, and optimization of ASIC, SoC, and IP solutions. You will develop and validate design solutions meeting performance, power, and timing targets,...Suggested
$140k - $229.8k
Company:Qualcomm Technologies, Inc.Job Area:Engineering Group, Engineering Group > ASICS EngineeringGeneral Summary:As a leading technology innovator, Qualcomm... ...premium Snapdragon chip sets and is seeking Hardware Design engineers with solid ASIC design experience in San...SuggestedWork experience placementWork from home$195.2k - $292.8k
## GPU Design Integration EngineerSan Diego, California, United States of AmericaApply NowFind out how well you match... ...Company:**Qualcomm Technologies, Inc.## **Job Area:**Engineering Group, Engineering Group GPU ASICS Engineering**General Summary:**Qualcomm is a company...SuggestedWork experience placementWork from home- ...NXP in San Diego, CA seeks an AI/ML driven ASIC Design and Implementation Automation Engineer to explore AI/ML CAD techniques and build prototype automation for SoC and IP development. The role partners with AI/ML and automation experts, architecture, IP and SoC teams...Suggested
$145.6k - $218.4k
...Job TitleQualcomm Technologies, Inc. is seeking a hardware micro-architect and RTL designer for its ASICS Engineering team.General SummaryAt Qualcomm, we believe in the power of technology. For decades, our innovations have transformed entire industries, improved billions...Work experience placementWork from home$75 - $80 per hour
...The candidate will analyze and understand existing ASIC/SoC RTL implementations, design structures, and digital logic. The role involves performing... ...We deliver agile, scalable talent solutions across IT, engineering, life sciences, clinical, and professional staffing, powered...Temporary workLocal area$122.7k - $214.3k
...to verify innovative, high-throughput cellular baseband modems and transceiver link... ...millions of users worldwide.DescriptionAs a Design Verification Engineer, you'll be at the center of our... ...looking for engineers with hands-on ASIC design verification experience using...WorldwideRelocationNight shift$122.6k - $170k
...complex blocks to ensure functional correctness· Work with the design and communication systems team and participate in system level... ...- Bachelor's degree in Computer Science, Computer Engineering, or Electrical Engineering- 2+ years in verification preferably...Permanent employmentLocal areaFlexible hours$140k - $229.8k
...A leading technology firm is seeking a Physical Design Engineer in San Diego, CA. The role involves innovating and developing chips, owning the Physical Design Flow for high-speed designs, and debugging violations. Preferred qualifications include 2+ years of experience...- ...Qualcomm Technologies, Inc. is seeking a GPU Design Integration Engineer in San Diego to drive architecture and micro-architecture for integration IP, perform RTL design and synthesis, and verify timing for advanced GPUs. You will work with software, power, and design...
$175k - $308.5k
...particular emphasis on highly energy-efficient design and new technologies that transform the... ...by a world-class vertically integrated engineering team spanning RF/Analog architecture and... ...Assertion.Knowledge and experience of ASIC verification flows including test bench development...Relocation$174.4k - $261.6k
...*Company:**Qualcomm Technologies, Inc.## **Job Area:**Engineering Group, Engineering Group ASICS Engineering**General Summary:**Job DescriptionQualcomm... ...and this is where you come in.We are looking for ASIC Design Verification Engineers with strong CPU, ASIC design and...Work experience placementWork from homeWorldwide$175k - $308.5k
...particular emphasis on highly energy-efficient design and new technologies that transform the... ..., Test and Validation, and FW/SW engineering. As a Wireless SOC Design Verification Engineer... ...taking at least one ASIC/SOC from concept through tape-out.Verification...RelocationNight shift$143.8k - $230k
...Account, please Sign-In before you apply.Job Description:Design Verification EngineerBroadcom's ASIC Products Division (APD), a worldwide leader in the... ...embedded IP, is looking for an experienced verification engineer that will be responsible for modeling and verification...Full timeLocal areaWorldwide$122.7k - $214.3k
...the ordinary, adjusting to the escalating complexity of SOC/PHY designs and multiplying projects within tight production schedules. Our... ...a variety of applications, including Compute, SoC, SerDes, and Cellular technologies. Your work will directly contribute to maintaining...Relocation$175k - $308.5k
...emphasis on highly energy efficient / low power design and new technologies that transform the... ...by a world-class vertically integrated engineering teams. In this highly visible role, you... ...0 years relevant industry experience. ASIC power knowledge. Experience with Power...Relocation$175k - $308.5k
...development, emphasizing highly energy-efficient design and new technologies that transform the... ...by a world-class vertically integrated engineering team spanning RF/Analog architecture and... ..., where you will be at the center of the ASIC design efforts, collaborating with all...Relocation$179.76k - $301k
...With market leader position of MediaTek SoC design, MediaTek GPU IP team is committed for... ..., Compiler, Performance, Power and Model engineers to join MediaTek San Diego Office.Role and... ...~· 10+ years of working experience on ASIC design verification ~· Verification skills...Temporary workWork experience placementWork at officeImmediate start$161.8k - $273.4k
...Company Qualcomm Technologies, Inc. Job Area Engineering Group GPU ASICS Engineering Summary Architects, designs, implements, verifies, and optimizes performance and power of GPU cores. Responsible for verification of Graphics IP, and performing pre- and...Work experience placementWork from home$175k - $308.5k
...Wireless SOC Design Verification Engineer Apple's N1 wireless chip powers connectivity across every new iPhone and its successor is already taking... ...experience. Proven track record of working full ASIC cycle from concept to tape-out to bring-up, including test-...RelocationNight shift$269.18k - $376.84k
## Principal Modem PHY IP Design Verification Engineer - TerawaveApplylocations: Central Texas: Bay Area, CA: San Diego, CAtime type: Full timeposted... ...quality modem PHY IP delivery for next-generation wireless ASIC platforms. The ideal candidate combines strong digital...Permanent employmentTemporary workLocal areaWorldwide$174.4k - $261.6k
Company:Qualcomm Technologies, Inc.Job Area:Engineering Group, Engineering Group ASICS EngineeringGeneral Summary:As a leading technology innovator, Qualcomm... ...future for all.Qualcomm is seeking talented Physical Design Engineers to join our growing SoC and ASIC Design...Work experience placementWork from home$175k - $308.5k
...the ordinary, adjusting to the escalating complexity of SOC/PHY designs and multiplying projects within tight production schedules. Our... ...a variety of applications, including Compute, SoC, SerDes, and Cellular technologies. Your work will directly contribute to maintaining...Relocation- ...Qualcomm Technologies, Inc. is seeking an ASIC Engineer to join its Engineering Group, focusing on ASICS Engineering. The role involves defining, modeling, designing, optimizing, verifying, validating, implementing, and documenting IP development for high-performance,...
$166.6k - $296k
...026-07-30SummaryAre you a leader? Do you want to utilize your engineering background to make big things happen? Can you influence, connect... ...is looking for remarkable applicants for our Display Digital Design lead role to work with multi-functional teams and external...Relocation$142.3k - $263.3k
...08-20SummaryDo you want to utilize your engineering background to make big things happen? Can... ...precedent? As part of our Digital Design Engineering group, you’ll take imaginative... ...responsible for designing state-of-the-art ASICs. We have an extraordinary opportunity for...Relocation$153.6k - $215k
...job responsibilities• Work with RTL/logic designers to drive architectural feasibility... ...and teamwork with other physical design engineers as well as with the RTL/Arch. TeamsBasic... ...related field- 5+ years of experience in ASIC implementation, i.e., synthesis, STA and...Permanent employmentLocal areaFlexible hours$136k - $184k
...communities around the world. Come work at Amazon! The Role:As a RFIC Design Engineer, you will engage with an experienced cross-disciplinary staff... ...node- Knowledge of current and upcoming RF standards in cellular (4G/5G NR), WiMAX, 802.11ad, microwave backhaul, or similar...Permanent employmentLocal areaFlexible hoursShift work$137.5k - $250.7k
...passion for crafting entirely new solutions?As part of our Digital Design Engineering group, you’ll take imaginative and revolutionary ideas and... ...group that is responsible for designing state-of-the-art ASICs. We have an extraordinary opportunity for Digital Layout Designers...Relocation
Do you want to receive more vacancies?
Subscribe and receive similar vacancies to Cellular ASIC Design Engineer. Be the first to apply!
- senior software design engineer San Diego, CA
- soc design engineer San Diego, CA
- digital design engineer San Diego, CA
- senior physical design engineer San Diego, CA
- senior manager product engineering San Diego, CA
- manufacturing design engineer San Diego, CA
- rtl design engineer San Diego, CA
- staff design engineer San Diego, CA
- design engineer San Diego, CA
- cad design engineer solidworks San Diego, CA




