Sign up to access all features of our service.
  • Job search
  • Favorites
  • Create a CV
    New
  • Salaries
  • Subscriptions

SoC Design Verification Lead

$200k - $300k

Velaura

Role Overview


We are looking for an experienced verification leader to help verify and deliver Velaura's next generation Physical AI SoC. You will work closely with architects, RTL engineers, software engineers and system teams to establish confidence in the correctness, performance, reliability and safety of the design, from individual RTL blocks through complete hardware and software systems running real workloads.

This role leads system level verification. You will own the SoC verification plan and carry it through sign off and into tape out, covering boot and root of trust, clock and reset topology, low power behavior, and the IO and memory subsystems. You will set technical direction for a small team while staying hands on in the environment yourself.

Responsibilities



  • Own the SoC level verification strategy, plan and execution for the Velaura Physical AI SoC.

  • Build and lead a team of SoC verification engineers, setting technical direction and reviewing their work.

  • Define the SoC verification architecture and environment, and stay hands on in the code.

  • Coordinate verification across boot and security, clock and reset, low power, and the IO and memory subsystems.

  • Define sign off criteria and coverage goals, and drive closure through tape out.

  • Track and report verification progress, coverage and risk to engineering leadership.

  • Work with architecture, RTL, DFT, firmware and software teams on system level correctness and pre silicon bring up.

  • Partner with CAD and infrastructure teams on simulation, emulation and regression capacity.

Required Qualifications



  • 12 or more years in design verification, including significant SoC level experience.

  • Experience leading SoC verification across multiple projects through sign off and tape out.

  • Experience building and leading a team of verification engineers.

  • Experience with SystemVerilog, UVM, C and C++ and coverage driven verification at system level.

  • Experience managing simulation flows on CPU based SoCs such as ARM or RISC-V.

  • Knowledge of IO and memory subsystem IP such as PCIe and LPDDR5 or LPDDR6.

  • Experience verifying boot and root of trust, clock and reset topology, and low power behavior at system level, including CDC, RDC and UPF based flows.

  • Excellent communication skills and the ability to influence engineering leaders across disciplines.

Preferred Qualifications



  • Experience with HW and SW co verification and pre silicon software bring up.

  • Experience with emulation and FPGA prototyping at SoC level.

  • Experience with one or more of ISO 26262, IEC 61508, IEC 61511 or ISO 13849.

  • Experience verifying QoS, latency sensitive or real time systems.

  • Experience with post silicon bring up, debug and root cause analysis.

  • Experience building a verification team at an early stage company.

  • Familiarity with robotics, drones, autonomous vehicles or industrial automation systems.

  • Experience using AI assisted verification workflows to improve productivity and coverage.

$200,000 - $300,000 a year

Compensation & Benefits


At Velaura, we believe exceptional talent deserves exceptional rewards. Compensation for this role includes a base salary and very competitive equity compensation, allowing team members to share in the company’s long-term success.

The base pay listed represents a good faith estimate that the Company reasonably expects to pay for this position at the time of hire. Actual compensation will depend on multiple factors, including the candidate's skills, qualifications, relevant experience, and geographic location.

In addition to base salary and equity compensation, Velaura offers a comprehensive benefits package that may include medical, dental, and vision coverage; paid time off; flexible work arrangements; professional development opportunities; and other benefits designed to support the well-being and growth of our team.


  • medical, dental, and vision coverage

  • paid time off

  • flexible work arrangements

  • professional development opportunities

  • and other benefits designed to support the well-being and growth of our team.

Velaura is committed to pay equity and transparency and regularly benchmarks compensation to ensure we remain competitive in the market.

Why Velaura?


Velaura is building next-generation compute technology for cloud, edge, and PhysicalAI. Our solutions will enable robots, autonomous systems, drones, and other intelligentmachines to operate efficiently in the physical world.
This is an opportunity to help build foundational technology at a time when the industry is undergoing fundamental change. You will work alongside experienced leaders, architects, engineers, and operators who have delivered industry-defining products across mobile, cloud, semiconductor, and AI platforms. If you enjoy solving difficult problems, working across disciplines, and helping shape thefuture of Physical AI, we would love to hear from you.

Equal Employment Opportunity and Accommodations


Velaura is an Equal Opportunity Employer that is committed to inclusion and diversity.Qualified applicants will receive consideration for employment without regard to race,color, religion, national origin, gender, sexual orientation, gender identity, disability orprotected veteran status. We also take affirmative action to offer employment
opportunities to minorities, women, individuals with disabilities, and protected veterans.

Velaura is committed to working with qualified individuals with physical or mentaldisabilities. Applicants who would like to contact us regarding the accessibility of ourwebsite or who need special assistance or a reasonable accommodation for any part ofthe application or hiring process may contact us at: View email address on click.appcast.io. This contact
information is for accommodation requests only. Evaluation of requests for reasonableaccommodation will be determined on a case-by-case basis.

#J-18808-Ljbffr

Vacancy posted 1 day ago
Similar jobs that could be interesting for youBased on the SoC Design Verification Lead in Santa Clara, CA vacancy
  •  ...enabling AI breakthroughs, orbringing leading edge products to market, every role...  .... T HE ROLE : As an RTL Design Manager for the AECG IP & SOC group, you will help bring to life...  ...power requirements Guide and review verification for these blocks Design and... 
    Suggested

    Advanced Micro Devices, Inc.

    San Jose, CA
    1 day ago
  • $216.2k - $394k

     ...ASIC Design Engineering Lead - SoC IP DMA In this highly visible, hands-on role, you will lead a team of engineers at the center of Apple'...  ...activities of the team, e.g. micro-architecture, RTL design, verification strategy, debug, and infrastructure development Scope... 
    Suggested
    Worldwide
    Relocation

    Apple Inc.

    Sunnyvale, CA
    1 day ago
  • Tenstorrent is leading the industry on cutting-edge AI technology, revolutionizing performance...  ...core-level testbench development and verification, shaping how our out-of-order RISC-V...  ...development, or closely related digital design.You have deep hands-on experience building... 
    Suggested
    Permanent employment

    Tenstorrent

    Santa Clara, CA
    4 days ago
  • $192k - $278k

    Lead effort for timing constraint creation and validation, timing...  ...related problems to Electronic Design Automation (EDA) vendors and...  ...in leading STA activities for SOC.Experience leading physical design...  ...and leverage your design and verification expertise to verify complex... 
    Suggested
    Full time
    Worldwide

    Google

    Sunnyvale, CA
    1 day ago
  • $240k - $333k

     ...ASIC Design Verification Technical Lead, High-Speed DSP Share ASIC Design Verification Technical Lead, High-Speed DSP In most instances, this position requires in-person interviews as part of the hiring process. Note: By applying to this position you will have an... 
    Suggested
    Worldwide
    Shift work

    Google LLC

    Sunnyvale, CA
    1 day ago
  • $192k - $278k

     ...as the primary point of contact for IP and SoC functional verification for cross functional teams.Coordinate with architecture, design teams, Sival and SW teams in defining the...  ...emphasis on computer architecture.Experience leading design verification of an SoC or large... 
    Worldwide

    Google

    Mountain View, CA
    4 days ago
  •  ...switches. This is the first silicon and system designed from the ground up for AI and the...  ...proposition have been widely validated by leading hyperscalers. The company has raised...  ...We are seeking a hands-on ASIC Design Verification Lead to own verification execution for complex... 

    Eridu Corporation

    Saratoga, CA
    1 day ago
  • $192k - $278k

    Lead the functional verification team for significant portions of TPU Compute team, setting and communicating...  ..., working with cross-functional design, architecture and power teams to achieve...  ...leading verification efforts of complex SoC projects, involving compute... 
    Worldwide

    Google

    Sunnyvale, CA
    4 days ago
  • $201.3k - $272.4k

     ...within AWS Utility Computing) designs silicon and software that...  ...customers change the world.Custom SoCs (System on Chip) live at the...  ...for a Physical Design Verification Manager to join our backend team...  ...candidate will be responsible for leading our Physical Design... 
    Local area
    Flexible hours

    Amazon

    Cupertino, CA
    2 days ago
  • $219k - $351k

     ...global leader whose innovative designs are pushing the boundaries of...  ...technology for memory and storage. The SOC team within DDL focuses on the...  ...as a Director, Design Verification. You’ll focus on enhancement...  ...verification strategy and methodology.Lead the team to successful... 
    Work experience placement
    Flexible hours

    Samsung Semiconductor

    San Jose, CA
    3 days ago
  • We are looking for SoC Design Lead Engineer to join our rapidly growing design team focused on high performance data center infrastructure...  ...implementation Integration of all IPs into SoC Work with verification team for complete SoC verification, review test plans RTL Simulation... 

    ScaleFlux, Inc.

    Milpitas, CA
    1 day ago
  • $174k - $352.5k

    ## Design Verification ManagerApplylocations: Sunnyvale, California, United States of Americatime type...  ...**Design Verification Manager** to lead our world-class silicon verification team...  ...infrastructure, and execution plans for complex SoC and IP blocks. Own the testbench... 
    Work experience placement
    Work at office
    Shift work

    Hewlett Packard Enterprise

    Sunnyvale, CA
    2 days ago
  • $275.5k - $344.5k

     ...software (HW/SW) optimization and co-design (including AI workloads), and SoC architecture. Expertise in...  ...and products across the company. Lead architecture performance reviews and...  ...teams spanning architecture, design, verification, emulation, and software. AI-Driven... 
    Permanent employment
    Full time
    Remote work

    Renesas

    San Jose, CA
    3 days ago
  • ScaleFlux, Inc. seeks a SoC Design Lead Engineer to spearhead a high-performance ARM-based multi-core SOC project for data-center infrastructure...  ...fast-paced, results-driven team. The role collaborates with verification, emulation, and prototype groups to deliver low-power, high-... 

    ScaleFlux, Inc.

    Milpitas, CA
    1 day ago
  • $220.92k - $311.89k

    Job Details:Job Description: The Role and ImpactWe are seeking a highly experienced a Director, SoC Design Engineering, to lead the functional verification efforts for cutting-edge system-on-chip (SoC) designs. In this strategic role, you will define and implement scalable... 
    Full time
    Work experience placement
    Local area
    Immediate start
    Worldwide
    Shift work
    Night shift

    Intel

    Santa Clara, CA
    1 day ago
  •  ...performance computing, cloud, and AI. Whether you’re designing next-gen processors, enabling AI breakthroughs,...  ...the world forward.THE ROLE: We are seeking a lead Physical Design Engineer to ensure that CPU Cores and SOC meet Thermal requirements and Silicon Performance... 

    AMD

    Santa Clara, CA
    2 days ago
  • $176k - $322k

     ...world to learn, communicate and advance faster than ever.As a Design Architecture Lead in Non-Volatile-Engineering NAND Flash design team at...  ...manufacturability of productSupervising and manage the full chip verification activities including planning, tracking, and criteria... 
    Full time
    Local area
    Immediate start

    Micron

    San Jose, CA
    4 days ago
  • $75k - $232k

     ...at Microchip because we help design the technology that runs the...  ...within Microchip. We work with leading edge CMOS and FinFET...  ...support—across a range of advanced SoC projects. Your focus will be...  ...integration guidelines, and verification plans.Lead the evaluation, selection... 
    Full time

    Microchip Technology

    San Jose, CA
    5 days ago
  • $231.5k - $341.08k

    ## Physical Design Lead — ExecutionApply: San Jose, California, United States: Full time: Posted Yesterday: R03205# **Job Details:**###...  ...that gate tapeout: timing closure (STA), EMIR, physical verification, formal equivalence, and low-power verification.* Scripting and... 
    Full time
    Local area
    Shift work

    Altera Corporation

    San Jose, CA
    1 day ago
  • $175.5k - $311.7k

     ...for senior level engineers to drive and lead technical engagements between Apple and...  ...for a remarkable Power Management Analog Design Lead to work with multi-functional teams...  ...layout supervision, layout extraction and verification, DRCs, LVS, LVL, mask and wafer... 
    Relocation

    Apple Inc.

    Cupertino, CA
    2 days ago
  • $192k - $278k

     ...practical experience. ~10 years of experience in physical design, including leading full-chip or sub-chip implementation such as RTL2GDSII...  ...loved by millions worldwide, and leverage your design and verification expertise to verify complex digital designs, with a... 
    Worldwide

    Google LLC

    Sunnyvale, CA
    1 day ago
  • $192k - $278k

     ...~10 years of experience in physical design, including custom structured datapath implementation...  ...worldwide, and leverage your design and verification expertise to verify complex digital...  ...teams are shaping the future of world‑leading hyperscale computing, with key teams... 
    Worldwide

    Google LLC

    Sunnyvale, CA
    1 day ago
  • $116k - $216k

     ...CA - Hybrid (Friday Remote)Our Team:Semtech Corporation is a leading supplier of analog and mixed-signal semiconductors for high-...  .../automotive (ITA) control applications.Job Summary:The Design Verification (DV) Manager is responsible for leading a verification team,... 
    Full time
    Work at office
    Remote work

    Semtech

    San Jose, CA
    3 days ago
  • $121.9k - $195k

     ....Job Description:We are seeking a Digital Mixed-Signal Lead with a strong digital design and architecture background to lead the development of...  ...define clean boundaries at the analog-digital interface.Verification Partnership: Partner with Verification Teams to drive Mixed... 
    Full time
    Local area

    Broadcom

    San Jose, CA
    13 hours ago
  • $185.5k - $344.5k

     ...make an impact on the world of technology.LocationSan Jose, CA and Austin, TXJob DescriptionResponsibilities As a Design Verification Team Director, lead and run the Processor Verification team, you will be responsible for the verification of microprocessor cores and their... 
    Full time
    Flexible hours

    Cadence Design Systems

    San Jose, CA
    2 days ago
  • $223.44k - $307.23k

     ...way the world connects, powers up, or thinks? As a Thermal Design Engineer - Lead Principal on our Research & Development team, you'll have...  ...right to work in the United States under applicable law, verification of satisfactory references, successful completion of a background... 
    Local area

    Infineon Technologies

    San Jose, CA
    13 hours ago
  • Principal ASIC Engineering Lead (Physical Design OR STA)Up to $230k base, + 30% bonus plus around $800k-$1.2m in stocks which vests over 4...  ...architecture, microarchitecture, Verilog RTL development, front end verification, DRC, and logic synthesisKnowledge of DFT methods... 

    CyberCoders

    San Jose, CA
    1 day ago
  • $175.5k - $311.7k

     ...for senior level engineers to drive and lead technical engagements between Apple and...  ...remarkable applicants for our Display Digital Design lead role to work with multi-functional...  ...Assist in architecture, implementation, verification, emulation and validation of custom... 
    Relocation

    Apple Inc.

    Cupertino, CA
    2 days ago
  • $192k - $278k

    Guide the functional verification team for portions of TPU designs, setting and communicating individual and team priorities that support organizational goals...  ...Manager for Google's TPU designs, you will lead a team and own the functional verification for key components... 
    Worldwide

    Google

    Sunnyvale, CA
    2 days ago
  •  ...consulting firm for public and private entities across the nation. Responsibilities include but are not limited to the following: Lead the design development of one of the BSVII transit stations. Coordinate the inputs of Lead Architect, Architect of Record, structural... 
    Contract work

    PGH Wong Engineering, Inc.

    San Jose, CA
    25 days ago

Do you want to receive more vacancies?

Subscribe and receive similar vacancies to SoC Design Verification Lead. Be the first to apply!