Sign up to access all features of our service.
  • Job search
  • Favorites
  • Create a CV
    New
  • Salaries
  • Subscriptions

ASIC Design Engineering Lead - SoC IP DMA

$216.2k - $394k

Apple Inc.

ASIC Design Engineering Lead - SoC IP DMA

In this highly visible, hands-on role, you will lead a team of engineers at the center of Apple's SOC IP DMA design effort. Balancing equal parts people management and technical leadership, you will guide your team through the full front-end design cycle, including microarchitecture, RTL delivery, and debug. Your leadership will ensure silicon-ready quality while fostering a culture of teamwork and collaboration, continuous learning, and engineering excellence. Your work will have direct impact on products used by millions of people worldwide.

Description

As a hands-on ASIC Design Engineering Lead, you will split your time equally between leading your team and contributing directly as a technical contributor.

  • Work closely with the platform architecture team to understand and refine architectural requirements
  • Lead your team to define and document the micro-architecture- Provide high-level technical guidance, drive micro-architectural decisions, review team members’ work and provide feedback, and ensure quality and across the team's design work
  • Actively drive the development of design infrastructure, automation, and strategic use of AI and other emerging tools
  • Be hands-on with the all activities of the team, e.g. micro-architecture, RTL design, verification strategy, debug, and infrastructure development
  • Scope features, generate effort, area, and power estimates, and create bottoms-up project schedules and resourcing plans
  • Partner with architecture, IP integration, chip integration, design verification, and formal verification teams to align on plans, milestones, and deliverables
  • Track execution, surface and resolve risks early, and communicate clearly to management and stakeholders
  • Lead, mentor, and grow a team of engineers; actively invest in each person's technical and professional development
  • Build a team culture grounded in teamwork and collaboration, intellectual honesty, design/idea sharing, and a genuine growth mindset
  • Manage interpersonal dynamics thoughtfully and cultivate strong relationships within the team and with cross-functional teams

Minimum Qualifications

  • BS and a minimum of 20 years relevant industry experience

Preferred Qualifications

  • 10+ years of hands-on experience in front-end ASIC design
  • Experience in technical leadership: accountable for multi-person deliverables, setting technical direction, and interfacing effectively with management and cross-functional partners.
  • Experience managing people on a team strongly desired
  • Outstanding written and verbal communication skills and cross-functional collaboration instincts
  • Excellent project planning and execution skills: bottom-up scheduling, effort, area, and power estimation, milestone planning and execution, and resource management
  • Solid understanding of SoC architecture and high performance designs particularly for high speed networking, AI/ML compute, image and video processing, and/or memory subsystems
  • Understanding of design concepts including arbitration, flow control, address translation, caching, bandwidth, pipelining, real time quality-of-service, and AMBA protocols, (AXI, APB, etc.).
  • Understanding of low-power design techniques including clock gating, power gating, and logic depth; Understanding of timing optimization and high-frequency design
  • Track record of driving innovation through building tools, infrastructure, and automation, and strategic use of emerging technologies including AI.

At Apple, base pay is one part of our total compensation package and is determined within a range. This provides the opportunity to progress as you grow and develop within a role. The base pay range for this role is between $216,200 and $394,000, and your base pay will depend on your skills, qualifications, experience, and location.

Apple employees also have the opportunity to become an Apple shareholder through participation in Apple’s discretionary employee stock programs. Apple employees are eligible for discretionary restricted stock unit awards, and can purchase Apple stock at a discount if voluntarily participating in Apple’s Employee Stock Purchase Plan. You’ll also receive benefits including: Comprehensive medical and dental coverage, retirement benefits, a range of discounted products and free services, and for formal education related to advancing your career at Apple, reimbursement for certain educational expenses — including tuition. Additionally, this role might be eligible for discretionary bonuses or commission payments as well as relocation. Learn more about Apple Benefits

Note: Apple benefit, compensation and employee stock programs are subject to eligibility requirements and other terms of the applicable plan or program.

Apple is an equal opportunity employer that is committed to inclusion and diversity. We seek to promote equal opportunity for all applicants without regard to race, color, religion, sex, sexual orientation, gender identity, national origin, disability, Veteran status, or other legally protected characteristics. Learn more about your EEO rights as an applicant

At Apple, we believe accessibility is a fundamental human right. You’ll find that idea reflected in everything here — in our culture, our benefits and our digital tools. By welcoming as many perspectives as possible, we help you build a career where you feel like you belong.

Learn about accessibility in Apple’s workplace

Learn about reasonable accommodations for job applicants

Apple accepts applications to this posting on an ongoing basis.

#J-18808-Ljbffr

Vacancy posted 20 hours ago
Similar jobs that could be interesting for youBased on the ASIC Design Engineering Lead - SoC IP DMA in Sunnyvale, CA vacancy
  • $150.4k - $277.6k

     ...Technologies group, you’ll help design our next-generation,...  ...system‑on‑chips (SoCs). You will ensure Apple...  ...the center of the Pixel IP design effort in pixel...  ...Description As a Pixel IP DMA Design Engineer in the Pixel IP team,...  ...IP/SoC front-end ASIC RTL design Tight-knit... 
    Suggested
    Relocation

    Apple Inc.

    Sunnyvale, CA
    1 day ago
  • $192k - $278k

     ...primary point of contact for IP and SoC functional verification...  ...with architecture, design teams, Sival and SW...  ...s degree in Electrical Engineering, Computer Engineering,...  ...architecture.Experience leading design verification of an SoC or large ASICs.Experience in collaborating... 
    Suggested
    Worldwide

    Google

    Mountain View, CA
    3 days ago
  • $167k - $275k

     ...GlobalFoundries is a leading full-service semiconductor...  ...unique combination of design, development, and fabrication...  ...processor and SoC IP solutions. This role provides...  ...team of digital design engineers, driving architecture...  ..., SoC integration, ASIC design flow, Synthesis... 
    Suggested
    Local area

    MIPS Holding Inc

    Santa Clara, CA
    3 days ago
  • $184.7k - $324.8k

     ...Technologies group, you’ll help design our next-generation, high-...  ...power-efficient system-on-chips (SoCs). You will ensure Apple...  ...be at the center of the Pixel IP design effort to capture and...  ...quickly. Description As an ASIC Design Engineer in the Pixel IP design team,... 
    Suggested
    Relocation

    Apple Inc.

    Sunnyvale, CA
    1 day ago
  • Apple in Sunnyvale is seeking a seasoned hardware design engineer to contribute to next-generation Pixel IP ANE. You will design RTL for high-speed subsystems...  ...in EE/CE with 10+ years of hands-on experience in ASIC/SoC design, strong AMBA knowledge, and proficiency in... 
    Suggested

    Apple

    Sunnyvale, CA
    2 days ago
  • $136k - $218.5k

     ...clocks group is looking for a top-notch ASIC engineer to join the team. The Team is responsible...  .... The team collaborates with the front design team to understand the clocking requirements...  ...clock RTL information to GPU, CPU and SOC verification team, timing and DFT teams.... 
    Full time
    Work experience placement

    Nvidia

    Santa Clara, CA
    5 days ago
  • $168k - $264.5k

     ...are now looking for a Senior ASIC Design Engineer.NVIDIA is seeking ASIC...  ...Engineers to implement the world’s leading SoC's and GPU's. This position...  ...tasks.Work on a broad list of IPs such as GPU's work scheduler...  ...interrupt controllers, and DMA engines.Architect features... 
    Full time
    Work experience placement

    Nvidia

    Santa Clara, CA
    5 days ago
  • $220k - $250k

     ...looking for a seasoned RTL Design Tech Lead to drive micro-architecture,...  ...technical execution for complex ASIC/SoC programs. This role combines...  ...and mentor a team of RTL engineers (junior to senior ICs) Drive...  ...Experience with high-speed IPs (DDR, PCIe, SerDes) or memory... 

    Bolt Graphics, Inc.

    Sunnyvale, CA
    3 days ago
  • $170k - $230k

     ...Sr. SOC/ASIC Physical Design Engineer (Silicon Engineering) Sunnyvale, CA SpaceX was founded under the belief that a future where humanity is out exploring the stars is fundamentally more exciting than one where we are not. Today SpaceX is actively developing the... 
    Permanent employment
    Temporary work
    Worldwide
    Weekend work

    SPACE EXPLORATION TECHNOLOGIES CORP

    Sunnyvale, CA
    1 day ago
  • NVIDIA is looking for a Senior ASIC Design Engineer based in Santa Clara, California. You will be a key member of the GPU Design team, implementing high-performance, area-efficient RTL for leading SoCs and GPUs. The ideal candidate has a Bachelor's degree in Electrical... 

    NVIDIA

    Santa Clara, CA
    1 day ago
  • $129.3k - $225.3k

     ...team? Our wireless SOC organization owns every...  ...energy‑efficient design and new...  ...Validation, and FW/SW engineering. As a Wireless SOC...  ...Unit, CPU subsystem, DMA, on‑chip debug infrastructure...  ...deeper into the IPs and subsystems you...  ...taking at least one ASIC/SOC from concept... 
    Relocation
    Night shift

    Apple

    Sunnyvale, CA
    20 hours ago
  •  ...Inc. in Santa Clara, CA, is seeking a Circuit Design Engineering Lead to spearhead a custom circuits team within the SOC design effort. You will drive high-performance,...  ...guide PDV/PDK migrations to deliver cutting-edge ASICs. You will mentor a small team, influence design... 

    Apple Inc.

    Santa Clara, CA
    2 days ago
  • Apple Inc. in Sunnyvale is seeking an ASIC Design Engineering Lead for the SoC IP DMA effort. You will split time between leading a focused team and contributing as a hands-on technical contributor to microarchitecture, RTL delivery, and debug. You will mentor engineers... 

    Apple Inc.

    Sunnyvale, CA
    10 hours ago
  • Qualcomm Technologies, Inc. in Santa Clara, CA is seeking talented Physical Design Engineers to join our growing SoC and ASIC Design organization. You will drive all stages of the physical design flow for high-performance ASICs/SoCs, including floorplanning, CTS, routing... 

    QUALCOMM, Inc.

    Santa Clara, CA
    10 hours ago
  • Qualcomm Technologies, Inc. in Santa Clara, California is seeking a Physical Design Engineer to contribute across ASIC/SoC projects, including floorplanning, CTS, and low-power strategies. The role involves executing the full physical design flow, collaborating with cross... 

    QUALCOMM, Inc.

    Santa Clara, CA
    2 days ago
  • SPACE EXPLORATION TECHNOLOGIES CORP (SpaceX) in Sunnyvale, CA is looking for a Sr. SOC/ASIC Physical Design Engineer. The role involves developing cutting-edge silicon for deployment in space and improving physical design methodologies to enhance the Starlink network. Ideal... 

    SPACE EXPLORATION TECHNOLOGIES CORP

    Sunnyvale, CA
    1 day ago
  • NVIDIA in Santa Clara, California is seeking an experienced ASIC Design Engineer to contribute to cutting-edge SoCs and GPUs. You will own micro-architecture, implement RTL, and deliver verified, synthesis-timing clean designs for high-performance graphics and AI applications... 

    Anysilicon

    Santa Clara, CA
    1 day ago
  • Principal ASIC Engineering Lead (Physical Design OR STA)Up to $230k base, + 30% bonus plus around $800k-$1.2m in stocks which vests over 4 years. Total first...  ...end customer ASIC programs: RFQs, technology planning, IP integration, design, test, packaging, fabrication, bring... 

    CyberCoders

    San Jose, CA
    5 days ago
  • $168k - $264.5k

     ...is seeking a Senior Custom SOC/IP Verification Engineer to verify the next generation...  ...specifically requires a skilled ASIC Verification Engineer with...  ...across complex SoC designs. This position demands a motivated...  ...chip integration, covering DMA, routing, arbitration, ordering... 
    Full time
    Night shift

    Nvidia

    Santa Clara, CA
    4 days ago
  • Certified Employment Group in Santa Clara, CA is seeking a Staff ASIC/SoC Design Engineer with 5-10 years of VLSI/ASIC experience. This full-time role focuses on video compression, image processing, and edge AI applications, offering ownership of chip aspects from architecture... 
    Full time

    Certified Employment Group

    Santa Clara, CA
    3 days ago
  • Marvell is seeking a seasoned SoC design engineer to lead integration of internal and external IP blocks within the SOC team in Santa Clara. You will own portions of the SOC from inception to tape-out, collaborate on floorplanning, and drive timing closure using state-of... 

    Anysilicon

    Santa Clara, CA
    2 days ago
  • Apple is seeking a Design Verification Engineer in Cupertino, CA to verify functionality and performance of Apple’s SOCs. You will develop test plans, coverage, and testbenches while collaborating...  ...and software teams. You’ll work across IPs and subsystems, ranging from Neural... 

    Apple Inc.

    Sunnyvale, CA
    1 day ago
  • $195k - $226k

     ...Description Job Description Staff ASIC/SoC Design Engineer – RTL & Microarchitecture Location:...  ...About the Company Our client is a leading fabless semiconductor company at the forefront...  ...design experience developing complex IPs or significant SoC subsystems, such as... 
    Full time
    Flexible hours

    Certified Employment Group

    Santa Clara, CA
    2 days ago
  • $194.6k - $285.7k

     ...high-performance Silicon ASICs. Our silicon devices...  ...and carry over 90% of IP traffic. Cisco Silicon...  ...of advanced IC package design and heterogeneous system...  ...Provider Routing Hardware Engineering team develops next-...  ...ImpactAs a Senior Technical Lead Hardware Board Design... 
    Full time
    Contract work
    Temporary work
    Work at office
    Local area
    Flexible hours
    Shift work

    CISCO Systems

    Milpitas, CA
    3 days ago
  • $160k - $275k

     ...availability. MatX is seeking silicon physical design engineers to join our team as we create best-in-...  ..., and other key technologies in leading-edge process nodes.What You'll Do HereContribute...  ...8 years of industry experience in ASIC Physical DesignGreat interpersonal and communication... 
    Daily paid
    Full time
    Work experience placement
    Work at office
    Local area
    Remote work
    Monday to Friday
    Flexible hours

    MatX

    Mountain View, CA
    3 days ago
  • $280k

    Job title: ASIC Design Engineer, RTL (Senior/Staff/Principal)Location: San Jose, CA or Colorado Springs...  ....- Integration: Bring third-party IP into your blocks and make sure it works...  ...in digital IC design on ASICs or complex SoCs- Deep, hands-on Verilog and/or SystemVerilog... 

    CyberCoders

    Sunnyvale, CA
    4 days ago
  • $167k - $275k

     ...GlobalFoundries: GlobalFoundries is a leading full-service semiconductor...  ...a unique combination of design, development, and fabrication...  ...Role: The PMTS Digital Design Engineer will lead the architecture implementation...  ...the ability to drive complex SoC development programs from... 
    Full time
    Local area

    Globalfoundries

    Santa Clara, CA
    3 days ago
  • $150k - $250k

    Job Title: Senior ASIC Design EngineerJob Location: Santa Clara, CA or...  ...highly skilled Senior ASIC Design Engineer to lead the design and development of...  ...Microarchitecture and SOC designs.Collaborate with cross...  ...compliance with standards.Engage in IP design and integration,... 

    CyberCoders

    Santa Clara, CA
    3 days ago
  • $116k - $189.75k

     ...technology and dedication to excellence guide us. As an ASIC Design Engineer, you will build powerful SoC and GPU products. These products support everything...  ...deliver world-class RTL builds.Working on a diverse list of IPs, including GPU's time distribution system, engine... 
    Full time
    Work experience placement

    Nvidia

    Santa Clara, CA
    5 days ago
  • $136k - $218.5k

    NVIDIA is looking for a Senior SOC Design Engineer to join our SOC Design team!...  ..., integrating advanced ASICs, and partnering with experts...  ...redefining computer graphics—to leading the charge in AI and deep learning...  ...be doing:Integrate diverse IP blocks to build NVIDIA’s next... 
    Full time

    Nvidia

    Santa Clara, CA
    5 days ago

Do you want to receive more vacancies?

Subscribe and receive similar vacancies to ASIC Design Engineering Lead - SoC IP DMA. Be the first to apply!