Sign up to access all features of our service.
  • Job search
  • Favorites
  • Create a CV
    New
  • Salaries
  • Subscriptions

ASIC Design Engineer — IP Integration & Implementation

$184.7k - $324.8k

Apple Inc.

Do you love creating elegant solutions to highly complex challenges? As part of our Hardware Technologies group, you’ll help design our next-generation, high-performance, power-efficient system-on-chips (SoCs). You will ensure Apple products and services can seamlessly and efficiently handle the tasks that make them beloved by millions! Joining this group means you’ll be responsible for crafting and building the technology that fuels Apple’s devices. Together, we will enable our customers to do all the things they love with their devices!In this highly visible role, you will be at the center of the Pixel IP design effort to capture and display beautiful images and video. You will collaborate with all disciplines, making a critical impact getting functional products to millions of customers quickly.

Description

As an ASIC Design Engineer in the Pixel IP design team, you be responsible for complex subsystem integration and implementation. You will work closely with architecture, design, and verification teams to build high performance and low power pixel processing engines. You will have responsibilities spanning all aspects of multimedia IP design.In this front-end design role, your tasks will include:

  • Writing detailed micro-architectural and integration specifications.
  • Perform digital hardware design by writing high-quality RTL, with embedded assertions and cover points.
  • Working with physical design teams to optimize timing, area, and power for our designs in silicon.
  • Ensuring that our designs follow industry best practices for handling power, clock, and reset domains.
  • Working closely with design verification and formal verification teams to debug and verify functionality and performance.
  • Working independently and manage deliverables to align with the project goals and support cross-functional engineering efforts.

Minimum Qualifications

  • Bachelor's degree and 10+ years of relevant industry experience

Preferred Qualifications

  • Deep experience in IP/SoC design, integration at the chip or subsystem level, and implementation.
  • Industry exposure to and knowledge of ASIC/FPGA design methodology, especially logic synthesis, static timing analysis, logic equivalence checking, and working with physical design teams for floorplanning and timing closure.
  • Experience with system design methodologies that contain multiple clock and reset domains.
  • Familiarity with common on-chip bus protocols such as AMBA (AXI, AHB, APB).
  • Experience in low-power design issues, tools, and methodologies including UPF power intent specification highly desired.
  • Industry exposure to and knowledge of ASIC design methodology including familiarity with relevant scripting languages (Python, Perl, TCL).
  • Experience in datapath and pixel-centric designs a plus.
  • Strong collaboration skills, with excellent written and verbal communication.

At Apple, base pay is one part of our total compensation package and is determined within a range. This provides the opportunity to progress as you grow and develop within a role. The base pay range for this role is between $184,700 and $324,800, and your base pay will depend on your skills, qualifications, experience, and location. Apple employees also have the opportunity to become an Apple shareholder through participation in Apple’s discretionary employee stock programs. Apple employees are eligible for discretionary restricted stock unit awards, and can purchase Apple stock at a discount if voluntarily participating in Apple’s Employee Stock Purchase Plan. You’ll also receive benefits including: Comprehensive medical and dental coverage, retirement benefits, a range of discounted products and free services, and for formal education related to advancing your career at Apple, reimbursement for certain educational expenses — including tuition. Additionally, this role might be eligible for discretionary bonuses or commission payments as well as relocation. Learn more about Apple Benefits Note: Apple benefit, compensation and employee stock programs are subject to eligibility requirements and other terms of the applicable plan or program.

Apple is an equal opportunity employer that is committed to inclusion and diversity. We seek to promote equal opportunity for all applicants without regard to race, color, religion, sex, sexual orientation, gender identity, national origin, disability, Veteran status, or other legally protected characteristics. Learn more about your EEO rights as an applicant

At Apple, we believe accessibility is a fundamental human right. You’ll find that idea reflected in everything here — in our culture, our benefits and our digital tools. By welcoming as many perspectives as possible, we help you build a career where you feel like you belong. Learn about accessibility in Apple’s workplace Learn about reasonable accommodations for job applicants

Apple accepts applications to this posting on an ongoing basis.

#J-18808-Ljbffr

Vacancy posted 1 day ago
Similar jobs that could be interesting for youBased on the ASIC Design Engineer — IP Integration & Implementation in Sunnyvale, CA vacancy
  • $167k - $275k

     ...unique combination of design, development, and fabrication...  ...processor and SoC IP solutions. This role...  ...of digital design engineers, driving architecture implementation, RTL development, integration, verification closure...  ...subsystems, SoC integration, ASIC design flow, Synthesis... 
    Implementation
    Local area

    MIPS Holding Inc

    Santa Clara, CA
    3 days ago
  • $150.4k - $277.6k

     ...Technologies group, you’ll help design our next-generation,...  ...center of the Pixel IP design effort in pixel...  ...a Pixel IP DMA Design Engineer in the Pixel IP team,...  ...multimedia IP/SoC front-end ASIC RTL design Tight-...  ...in front-end implementation tasks such as synthesis... 
    Implementation
    Relocation

    Apple Inc.

    Sunnyvale, CA
    1 day ago
  •  ...Apple’s Silicon Engineering team is looking for a highly skilled and motivated ASIC Design Engineer to join our dynamic group. In...  ...Design and Development: Design, implementation, and verification of complex...  ...design validation. Integration and Testing: Collaborate with... 
    Implementation

    Apple Inc.

    Cupertino, CA
    1 day ago
  • $136k - $218.5k

     ...clocks group is looking for a top-notch ASIC engineer to join the team. The Team is...  .... The team collaborates with the front design team to understand the clocking requirements...  ...evaluating trade-offs across DFx, Physical Implementation, Power Optimization and Ease of timing... 
    Implementation
    Full time
    Work experience placement

    Nvidia

    Santa Clara, CA
    5 days ago
  • $168k - $264.5k

    ## Senior ASIC Design Engineer - DFXApplylocations: US, CA, Santa Claratime type: Full...  ...the architecture, design, implementation, and verification of DFT IPs for our next-generation SoC products...  ...backend teams to ensure cohesive integration.* Create and execute test plans... 
    Implementation

    NVIDIA Corporation

    Santa Clara, CA
    1 day ago
  • $140k - $229.8k

     ...Technologies, Inc.Job Area:Engineering Group, Engineering Group > ASICS EngineeringGeneral...  ...is seeking Hardware Design engineers with solid...  ...Design, Validation, IP development,...  ...complex subsystems, integration of analog and digital IP, implementation techniques, silicon... 
    Implementation
    Work experience placement
    Work from home

    Qualcomm

    Santa Clara, CA
    5 days ago
  •  ...system solutions company, seeks a Sr ASIC engineer to lead microarchitecture and RTL implementation for high‑performance AI...  .... You will collaborate with CPU/IP teams, drive timing closure, power...  ..., and silicon validation, while integrating third‑party IP to enable scalable... 
    Implementation

    Tensordyne

    Sunnyvale, CA
    1 day ago
  •  ...is seeking a seasoned hardware design engineer to contribute to next-generation Pixel IP ANE. You will design RTL for high...  ...timing, testability, and robust integration for devices used by millions. Applicants...  ...years of hands-on experience in ASIC/SoC design, strong AMBA... 

    Apple

    Sunnyvale, CA
    2 days ago
  •  ...satellite communications network designed to deliver symmetrical...  ...a Principal Modem PHY IP Design Engineer to support the design and...  ...the architecture, modeling, implementation, integration, and validation of modem PHY...  ...high-performance wireless ASIC solutions. The ideal... 
    Implementation
    Worldwide

    Blue Origin

    Cupertino, CA
    1 day ago
  •  ...Synopsys is the leader in engineering solutions from...  ...industry-leading silicon design, IP, simulation and...  ...You bring extensive ASIC digital design experience...  ...through synthesis-ready implementation Optimize designs...  ...generation and flow integration Collaborate with cross... 
    Implementation
    Worldwide

    Synopsys, Inc.

    Sunnyvale, CA
    1 day ago
  •  ...specializes in the design of industry-...  ...member of Tensordyne’s ASIC team, you will be...  ...microarchitecture and design implementation of high-...  ...networking and 3rd-party IP blocks as needed...  ...solicit vendors. Integrate CPU and other...  ...Electrical or Computer engineering. Reasons to... 
    Implementation
    Work at office
    Remote work
    Flexible hours

    Tensordyne

    Sunnyvale, CA
    1 day ago
  • $216.2k - $394k

     ...ASIC Design Engineering Lead - SoC IP DMA In this highly visible, hands-on role, you will lead a team of engineers at the center of Apple's SOC...  ...and resourcing plans Partner with architecture, IP integration, chip integration, design verification, and formal verification... 
    Worldwide
    Relocation

    Apple Inc.

    Sunnyvale, CA
    19 hours ago
  • $138k - $197k

    Develop all aspects of ASIC RTL2GDS implementation for high Performance, Power, Area (PPA) designs.Manage full-chip level physical implementation...  ...'s degree in Electrical Engineering or equivalent practical...  ...floorplanning and block integration.Experience in low power design... 
    Implementation
    Worldwide

    Google

    Mountain View, CA
    3 days ago
  • $167k - $275k

     ...semiconductor foundry providing a unique combination of design, development, and fabrication services to some of the...  ..., visit Summary of Role: The PMTS Digital Design Engineer will lead the architecture implementation, microarchitecture development, and RTL design of high... 
    Implementation
    Full time
    Local area

    Globalfoundries

    Santa Clara, CA
    3 days ago
  • $175k - $280k

     ...human life on Mars.SR. RTL DESIGN ENGINEER (SILICON ENGINEERING)At SpaceX...  ..., product engineering, ASIC implementation). In this role, you will be...  ...in Verilog/System Verilog, integrate that in top level and deliver...  ...constraint for those IPs and support the physical implementation... 
    Implementation
    Permanent employment
    Temporary work
    Worldwide
    Weekend work

    SpaceX

    Palo Alto, CA
    1 day ago
  • $164.9k - $223.1k

    ASIC/FPGA Design and Verification Engineer - Space Electronics - (Senior or Principal) - MTV Company:...  ...processors using the latest ARM IP to enable high-integrity, low SWAP-C flight computers. And...  ...(SCRAP) vs. performance Implement FPGA/ASIC with latest design practices... 
    Implementation
    Permanent employment
    Work experience placement
    Interim role
    Relocation
    Visa sponsorship
    Work visa
    Flexible hours
    Shift work
    Day shift

    Boeing Company

    Mountain View, CA
    2 days ago
  • $150.4k - $277.6k

     ...our Hardware Technologies group, you’ll help to design our next-generation Apple Neural Engine. You will work on designs that will contribute to...  .... Description As part of the Pixel IP ANE design and integration engineer in pixel IP team, you will work closely... 
    Relocation package

    Apple Inc.

    Sunnyvale, CA
    1 day ago
  •  ...Technology is seeking a Principal ASIC Design Engineer to join its Interface Pathfinding...  ...technologies, ensuring seamless integration with analog components, and driving...  ...the micro-architecture and RTL implementation of digital soft IP blocks in synthesizable SystemVerilog... 
    Implementation

    Anysilicon

    San Jose, CA
    19 hours ago
  • $186k - $407k

     ...than ever.Principal ASIC Design EngineerAbout the RoleAt...  ...ASIC Design Engineer, you will be the primary...  ...specialists who will carry the implementation through to silicon....  ...of all digital soft IP blocks — CSR/register...  ...on top-level chip integration, analog/digital partitioning... 
    Implementation
    Full time
    For contractors
    Local area
    Immediate start

    Micron

    San Jose, CA
    3 days ago
  • $174k - $352.5k

    ## Principal ASIC Design EngineerApplylocations: Sunnyvale, California...  ...and builds physical implementations through development of multidimensional...  ...the layout of complex integrated circuits. Analyzes designs...  ...to new college-grad/junior engineers and interns.**Recommended... 
    Implementation
    Work experience placement
    Work at office
    2 days per week

    Hewlett Packard Enterprise

    Sunnyvale, CA
    4 days ago
  • GlobalFoundries in Santa Clara, CA is seeking a PMTS Digital Design Engineer to drive architecture implementation, microarchitecture development, and RTL design of high-performance processor cores and subsystems. You will partner with architecture, verification, physical... 
    Implementation

    GlobalFoundries

    Santa Clara, CA
    1 day ago
  • Apple Inc. in Sunnyvale seeks an experienced ANE design/integration engineer to advance RTL designs for high-speed subsystems within the Pixel IP ANE team. You will collaborate with architecture, verification, power, and physical design groups to ensure robust performance... 

    Apple Inc.

    Sunnyvale, CA
    1 day ago
  • $190.2k - $285.4k

    ## Physical Design EngineerSanta Clara, California, United...  ..., Inc.## **Job Area:**Engineering Group, Engineering Group ASICS Engineering**General...  ...Tree Synthesis, low power implementation, timing analysis, design...  ...timing violations, signal integrity issues, crosstalk... 
    Implementation
    Work experience placement
    Work from home

    QUALCOMM, Inc.

    Santa Clara, CA
    2 days ago
  •  ...is a worldwide community of engineers, designers, and manufacturing...  ...for. Job Description Integrate IP blocks — including DDR PHY...  ...Run and maintain the digital implementation flow for the sector: RTL updates...  ...15+ years of experience in ASIC, SoC, or FPGA design and product... 
    Implementation
    Work experience placement
    Worldwide
    Relocation

    Lattice Semiconductor

    San Jose, CA
    4 days ago
  • Marvell is seeking a seasoned SoC design engineer to lead integration of internal and external IP blocks within the SOC team in Santa Clara. You will own portions of the SOC from inception to tape-out, collaborate on floorplanning, and drive timing closure using state-of... 

    Anysilicon

    Santa Clara, CA
    2 days ago
  • Designs, analyzes, develops, modifies and evaluates...  ...simulation and builds physical implementations through development of...  ...the layout of complex integrated circuits Analyzes...  ...college-grad/junior engineers and interns Benefits...  ...tools used in typical ASIC development process is... 
    Implementation
    Work experience placement
    Flexible hours

    HP Enterprise

    Sunnyvale, CA
    2 days ago
  • $136k - $218.5k

     ...Architecture team is hiring a Senior Power Integrity Co-Design Engineer to architect and deliver di/dt...  ...Reliability, Circuit Design , Power-Arch, ASIC, and platform teams. You're the...  ...transient sense, droop response, mitigation IP, and codify them so every future program... 
    Full time
    Live in

    Nvidia

    Santa Clara, CA
    4 days ago
  • $194.6k - $285.7k

     ...high-performance Silicon ASICs. Our silicon devices drive...  ...and carry over 90% of IP traffic. Cisco Silicon One...  ...aspects of advanced IC package design and heterogeneous system integration. Our substrates use the...  ...Routing Hardware Engineering team develops next-generation... 
    Full time
    Contract work
    Temporary work
    Work at office
    Local area
    Flexible hours
    Shift work

    CISCO Systems

    Milpitas, CA
    3 days ago
  •  ...ROLE: You will contribute to the ASIC (chip) design for high-performance network chips...  ...a member of the front-end design/integration team, you will work closely with the architecture, IP design, Physical Design teams, and product engineers to achieve first pass silicon... 
    Night shift

    AMD

    Santa Clara, CA
    1 day ago
  • $200k - $290k

     ...The Role:As a senior front-end design engineer, you will be a key part of...  ...expertise in RTL design and integration, with a strong focus on delivering...  ...integration and third-party IP integration.Demonstrated...  ...Experience managing external ASIC vendor through product development... 
    Remote work

    Cerebras Systems

    Sunnyvale, CA
    3 days ago

Do you want to receive more vacancies?

Subscribe and receive similar vacancies to ASIC Design Engineer — IP Integration & Implementation. Be the first to apply!