Sign up to access all features of our service.
  • Job search
  • Favorites
  • Create a CV
    New
  • Salaries
  • Subscriptions

Design Verification Engineer

$102.1k - $202.2k

Microsoft Corporation

Job ID: Posted: Location: United States, California, Mountain ViewSalary: USD $102,100 - $202,200 per yearEmployment type: Full-TimeWork site: 3 days / week in-officeRole type: Individual ContributorTravel: Less than 25%Profession: Hardware EngineeringDiscipline: Silicon EngineeringCompany: MicrosoftOverviewMicrosoft Silicon, Cloud Hardware, and Infrastructure Engineering (SCHIE) is the team behind Microsoft’s expanding Cloud Infrastructure and responsible for powering Microsoft’s “Intelligent Cloud” mission. SCHIE delivers the core infrastructure and foundational technologies for Microsoft's over 200 online businesses including Bing, MSN, Office 365, Xbox Live, Teams, OneDrive, and the Microsoft Azure platform globally with our server and data center infrastructure, security and compliance, operations, globalization, and manageability solutions. Our focus is on smart growth, high efficiency, and delivering a trusted experience to customers and partners worldwide and we are looking for engineers to help achieve that mission.The Compute Silicon & Manufacturing Engineering (CSME) organization within SCHIE is responsible for design, development, manufacturing and packaging of Microsoft's state-of-the-art computer chips, notably the Azure Cobalt. Our solutions provide sustainable strategic advantages to Microsoft and enable our customers to achieve more.As Microsoft's cloud business continues to grow the ability to deploy new offerings and hardware infrastructure on time, in high volume with high quality and lowest cost is of paramount importance. To achieve this goal, the SharedandCustom IP& Silicon (SCIPS team is instrumental in defining and delivering operational measures of success for hardware manufacturing, improving the planning process, quality, delivery, scale and sustainability related to Microsoft cloud hardware. We are looking for engineers with a dedicated passion for customer focused solutions, insight and industry knowledge to envision and implement future technical solutions that will manage and optimize the Cloud infrastructure.We are looking for a Design Verification Engineer to join our team.#SCHIE #CSME #SCIPSResponsibilitiesThe candidate for this position will be expected and able to complete the following responsibilities:Plan the verification of complex design IP interacting with the architecture and design engineers to identify verification test scenarios.Create and enhance constrained-random verification environments using SystemVerilog and UVM, or formally verify designs with SVA and industry leading formal toolsDevelop tests using UVM or C/C++Analyze and debug test failures with designers to deliver functionally correct design.Identify and write functional coverage for stimulus and corner cases.Close coverage to plug verification holes and meet tape out requirements.Collaborate with cross-functional teams, including Architecture, Design, Verification and FW to deliver products with key differentiators.Engage in chip bring-up activities and write test firmware to assist other teams.Drive innovation by enhancing validation efficiency through new methodologies and tools.Embody Microsoft’s core values: Customer Focus, Adaptability, Collaboration, Growth Mindset, Drive Results, Influence for Impact, Judgement, and Diversity & Inclusion.QualificationsRequired Qualifications:Master's Degree in Electrical Engineering, Computer Engineering, Computer Science, or related field AND 1+ year(s) technical engineering experienceOR Bachelor's Degree in Electrical Engineering, Computer Engineering, Computer Science, or related field AND 2+ years technical engineering experienceOR equivalent experience. Preferred Qualifications:Experience in executing pre-silicon verification of IPs/Sub Systems/SoCs through full cycle.Experience with the use of formal verification methodsScripting language such as Python, Ruby or Perl.Understanding of silicon chip and/or computer architectureIn depth knowledge of verification principles, testbenches and stimulus generation.Background in creating and debugging IP/SoC Level tests in SV-UVM/C.Experience in Assembly, start up code and linker scriptsExperience in developing Makefiles for software development.Screening RequirementsAbility to meet Microsoft, customer and/or government security screening requirements are required for this role. These requirements include but are not limited to the following specialized security screenings: Microsoft Cloud Background Check: This position will be required to pass the Microsoft Cloud Background Check upon hire/transfer and every two years thereafter.This role will require access to information that is controlled for export under export control regulations, potentially under the U.S. International Traffic in Arms Regulations or Export Administration Regulations, the EU Dual Use Regulation, and/or other export control regulations. As a condition of employment, the successful candidate will be required to provide either proof of their country of citizenship or proof of their US. residency or other protected status (e.g., under 8 U.S.C. 1324b(a)(3)) for assessment of eligibility to access the export-controlled information. To meet this legal requirement, and as a condition of employment, the successful candidate’s citizenship will be verified with a valid passport. Lawful permanent residents, refugees, and asylees may verify status using other documents, where applicable.Silicon Engineering IC3 - The typical base pay range for this role across the U.S. is USD $102,100 - $202,200 per year. There is a different range applicable to specific work locations, within the San Francisco Bay area and New York City metropolitan area, and the base pay range for this role in those locations is USD $133,800 - $219,200 per year. Certain roles may be eligible for benefits and other compensation. Find additional benefits and pay information here:This position will be open for a minimum of 5 days, with applications accepted on an ongoing basis until the position is filled.Microsoft is an equal opportunity employer. All qualified applicants will receive consideration for employment without regard to age, ancestry, citizenship, color, family or medical care leave, gender identity or expression, genetic information, immigration status, marital status, medical condition, national origin, physical or mental disability, political affiliation, protected veteran or military status, race, ethnicity, religion, sex (including pregnancy), sexual orientation, or any other characteristic protected by applicable local laws, regulations and ordinances. If you need assistance with religious accommodations and/or a reasonable accommodation due to a disability during the application process, read more about requesting accommodations.

Vacancy posted 4 hours ago
Similar jobs that could be interesting for youBased on the Design Verification Engineer in Mountain View, CA vacancy
  •  ...Employment Type: Full TimeIndustry: Computer SoftwareClient: WiproContact: Meghana GorusuCompany: SRI Tech SolutionsJob Title:Design Verification EngineerLcation: Sunnyvale CA /Redmond WA/ Austin TX Onsite (Hybrid) Role NO Remote AllowedKey Responsibilities:NO 18+ yrs... 
    Suggested
    Full time
    For contractors
    Remote work

    Sri Tech

    Sunnyvale, CA
    4 days ago
  • $160k - $275k

     ...ahead in AI quality and availability. MatX is seeking silicon verification engineers to join our team as we create best-in-class silicon for high...  ...closure towards various silicon milestones including design freeze and tapeoutWho You AreConcept-to-silicon experience in... 
    Suggested
    Daily paid
    Full time
    Work experience placement
    Work at office
    Local area
    Remote work
    Monday to Friday
    Flexible hours

    MatX

    Mountain View, CA
    4 days ago
  • $119.8k - $258k

     ...We are looking for a Design Verification Engineer to support SoC-level verification of advanced high-speed and security IP. This role involves close collaboration with design and architecture teams to verify complex digital systems. Responsibilities Develop and... 
    Suggested
    Full time

    Sintegra

    Sunnyvale, CA
    4 days ago
  •  ...Design Verification Engineer Location: Sunnyvale, CA Visa Type: C2C allowed We need someone with experience either in Block or SoC level verification with hands-on on UVM / OVM and strong C/ C++ coding skills Required: ~7+ years of ASIC verification experience... 
    Suggested

    Omega Solutions Inc

    Sunnyvale, CA
    3 days ago
  •  ...Design Verification Engineer Location: Mountain View CA Strong understanding of SV and UVM and good debugging skills. Understanding of AMBA protocols. Understand design specs and develop test plans based on functional and architectural requirements. Build... 
    Suggested

    Kasmo Global

    Mountain View, CA
    3 days ago
  • $135k - $155k

     ...SpaceX is actively developing the technologies to make this possible, with the ultimate goal ofenabling human life on Mars.DESIGN VERIFICATION ENGINEER (SILICON ENGINEERING)At SpaceX we’re leveraging our experience in building rockets and spacecraft to deploy Starlink,... 
    Permanent employment
    Temporary work
    Worldwide
    Weekend work

    SpaceX

    Palo Alto, CA
    3 days ago
  •  ...Global delivers world‑class end‑to‑end engineering solutions by leveraging our deep industry...  ...and innovation, perpetually driven to design, develop, and test as a trusted partner...  ...Experience Level Senior Design Verification Engineer (6–14 years of relevant experience... 
    Full time
    Remote work
    Flexible hours

    QuEST Global

    Sunnyvale, CA
    2 days ago
  •  ...Opportunity: We are seeking a highly motivated and skilled FPGA Verification Engineer to join our dynamic team, working on state of the art...  ...you will be responsible for the verification of complex FPGA designs, ensuring their functionality, performance, and reliability.... 
    Contract work

    CirrusLabs

    Santa Clara, CA
    3 days ago
  • $130k - $192k

     ...Recruiting- 24 Years of Semiconductor Recruiting. Functional verification of complex designs. Responsible for verification from test planning, test...  ...Employment type Full-time Job function Job function Engineering and Design Industries Semiconductor Manufacturing Referrals... 
    Full time
    H1b

    Tara Technical Solutions (TTS)

    San Jose, CA
    1 day ago
  •  ...Position:Design Verification Engineer (Einfochips)Job Description:Experience: 6+ YearsLocation: San Jose CAJob Description:What candidate will Be Doing:At-least6+ years of experienceinSystem Verilog HVL and C++/CAt-least 6+ year of experience inUVM.Experience in complete... 
    Full time
    Work at office

    Arrow ECS

    San Jose, CA
    3 days ago
  •  ...high-performance computing, cloud, and AI. Whether you’re designing next-gen processors, enabling AI breakthroughs, or creating...  ...ROLE:We are looking for an adaptive, self-motivated design verification engineer to join our growing team. As a key contributor, you will be... 

    AMD

    San Jose, CA
    4 days ago
  • $97.7k - $182.62k

     ...job and more exclusive features. Direct message the job poster from Capgemini Engineering About the Job You're Considering Join a collaborative and forward-thinking team as a Design Verification Engineer, contributing to the validation of advanced System-on-Chip (SoC)... 
    16 hours
    Full time
    Local area

    Capgemini Engineering

    Santa Clara, CA
    3 days ago
  •  ...enterprise environments, including Goldman Sachs, IBM Cloud, Microsoft Azure, and Oracle.THE PERSON:We are seeking a high‑impact Design Verification Engineer with strong technical depth, ownership, and the ability to drive verification closure on complex, high‑performance ASIC... 

    AMD

    Santa Clara, CA
    4 days ago
  • $120k - $200k

     ...Design Verification Engineer San Jose, California, United States The era of pervasive AI has arrived. In this era, organizations will use generative AI to unlock hidden value in their data, accelerate processes, reduce costs, drive efficiency and innovation to fundamentally... 
    Full time
    Temporary work
    Local area
    Flexible hours

    SambaNova Systems

    San Jose, CA
    3 days ago
  • $130k - $240.5k

     ...Texas Instruments is looking for a candidate that is interested in working in a challenging, fast-paced environment. As a Design Verification Engineer-AMS you will get to directly interact with one of TI's high-volume and high-impact customers and will help architect new... 
    Full time
    Local area
    Immediate start

    Texas Instruments

    Santa Clara, CA
    3 days ago
  • Join to apply for the Design Verification Engineer role at Quest Global Quest Global delivers world‑class end‑to‑end engineering solutions by leveraging deep industry knowledge and digital expertise. The company solves complex challenges across aerospace & defense, automotive... 
    Full time

    Quest Global

    San Jose, CA
    3 days ago
  • $190k - $230k

     ...ultra high-speed inference.Key ResponsibilitiesWork with architects, designers, post silicon and software engineers to ensure a high-quality design that works for silicon.Develop and implement verification strategies, detailed tests and coverage plans based on micro-... 

    Cerebras Systems

    Sunnyvale, CA
    3 hours ago
  •  ...electronics systems and semiconductors where AI can design and create beyond human cognitive limits....  ...tools for silicon design by combining deep verification expertise with modern AI systems. As a Senior Verification Engineer, your role isn’t just verifying chips but... 

    Voltai

    Palo Alto, CA
    16 days ago
  • $160k - $275k

     ...ahead in AI quality and availability. MatX is seeking silicon verification engineers to join our team as we create best-in-class silicon for high...  ...closure towards various silicon milestones including design freeze and tapeoutWho You AreConcept-to-silicon experience in... 
    Daily paid
    Full time
    Work experience placement
    Local area
    Remote work
    Monday to Friday
    Flexible hours

    MatX

    Mountain View, CA
    3 days ago
  • $120k - $225k

     ...Job Description Job Description We’re hiring experienced Design Verification Engineers from junior to senior levels to play a key role in developing and verifying the designs that will bring our next-generation AI processors to life. About Us: Mythic is building... 

    Mythic

    Palo Alto, CA
    17 days ago
  •  ...joining us to collaborate, contribute, and revolutionize AI silicon and system.DescriptionWe are looking for an experienced design verification engineer to join our SoC team at Baidu’s Sunnyvale office. The successful candidate will be a motivated self-starter who will... 
    Work at office

    Baidu

    Sunnyvale, CA
    3 days ago
  • $138k - $197k

    Plan the verification of complex digital design blocks by fully understanding the design specification and interacting with design engineers to identify important verification scenarios.Create a constrained-random verification environment using SystemVerilog and Universal... 
    Worldwide

    Google

    Sunnyvale, CA
    3 hours ago
  • $200k - $300k

     ...Job Description Job Description About the role We're looking for an experienced Design Verification engineer with at least 5 years of pre-silicon verification experience in end to end verification for complex IP, subsystems, and/or SoC system level verification from... 
    H1b
    Visa sponsorship
    Work visa
    Flexible hours
    Night shift

    DensityAI

    Mountain View, CA
    26 days ago
  • $138k - $197k

    Plan verification strategies for complex digital design blocks by thoroughly understanding design specifications and collaborating with design engineers to identify critical verification scenarios.Build constrained-random verification environments utilizing SystemVerilog... 

    Google

    Mountain View, CA
    1 day ago
  • $164.47k - $311.89k

     ...Job Details Intel is seeking a Senior Design Verification Engineer for the Silicon Chassis team. In this role, you will own end-to-end verification of critical chassis and interconnect IP blocks from planning through signoff. You will drive quality in testbench architecture... 
    Local area
    Immediate start
    Shift work

    Intel

    Santa Clara, CA
    4 days ago
  • $163k - $236k

    Lead comprehensive verification strategies and signoff for complex blocks where the source is...  ...quality from HLS code to generated RTL.Design and maintain advanced environments, including...  ...for verifiability and mentor junior engineers on the nuances of HLS verification.Minimum... 
    Worldwide

    Google

    Mountain View, CA
    2 days ago
  • $163k - $236k

     ...SystemC) using bit-exact and fixed-point verification methodologies.Verify the stability,...  ...Number Modeling (RNM) or SystemVerilog-AMS.Design, implement, and maintain scalable UVM-...  ...:Bachelor's degree in Electrical Engineering, Computer Engineering, or a related technical... 
    Worldwide

    Google

    Sunnyvale, CA
    3 hours ago
  • $119.8k - $234.7k

     ...Silicon, Cloud Hardware, and Infrastructure Engineering (SCHIE) is the team behind Microsoft’s...  ...within SCHIE is responsible for design, development, manufacturing and packaging...  ...are looking for a Senior Silicon Design Verification Engineer to join the team.#SCHIE #CSMEResponsibilitiesThe... 
    Ongoing contract
    Permanent employment
    Work at office
    Local area
    Worldwide
    3 days per week

    Microsoft

    Mountain View, CA
    3 hours ago
  • $175k - $280k

     ...actively developing the technologies to make this possible, with the ultimate goal of enabling human life on Mars.SR. ASIC DESIGN VERIFICATION ENGINEER (SILICON ENGINEERING)At SpaceX we’re leveraging our experience in building rockets and spacecraft to deploy Starlink,... 
    Permanent employment
    Temporary work
    Worldwide
    Weekend work

    SpaceX

    Palo Alto, CA
    3 hours ago
  • $163k - $236k

    Develop verification plans and test plans for digital intellectual properties (IPs) and subsystems...  ...:Bachelor's degree in Electrical Engineering, Computer Engineering, Computer Science...  ...and subsystems.Experience working with design verification (DV) testbenches or... 
    Worldwide

    Google

    Mountain View, CA
    1 day ago

Do you want to receive more vacancies?

Subscribe and receive similar vacancies to Design Verification Engineer. Be the first to apply!